View Z86129_31428.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY PRODUCT SPECIFICATION
1
Z86129/130/131
NTSC LINE 21 DECODER
FEATURES
Speed (MHz) 12 12 12 Pin Count/ Package Types 18-Pin DIP, SOIC 18-Pin DIP, SOIC 18-Pin DIP, SOIC Standard Temp. Range 0 to +70C 0 to +70C 0 to +70C
s
1
Devices Z86129 Z86130 Z86131
s
On-Screen Display & Closed Captioning Yes No No
Automatic Data Extraction V-Chip Time of Day Yes Yes No Yes Yes Yes
Complete Stand-Alone Line 21 Decoder for ClosedCaptions and Extended Data Services (XDS). Preprogrammed to Provide Full Compliance with EIA608 Specifications for Extended Data Services. Automatic Extraction and Serial Output of Special XDS Packets such as Time of Day, Local Time Zone, and Program Rating (V-Chip). Cost-Effective Solution for NTSC Violence Blocking inside Picture-in-Picture (PiP) Windows.
Minimal Communications and Control Overhead Provides Simple Implementation of Violence Block, Closed Caption, and Auto Clock Set Features. Programmable, Full Screen On-Screen Display (OSD) for Creating OSD or Captions inside a Picture-inPicture (PiP) Window (Z86129 only). I2C Serial Data and Control Communication User-Programmable Horizontal Display Position for easy OSD Centering and Adjustment (Z86129 only).
s
s
s
s s
s
GENERAL DESCRIPTION
The Z86129/130/131 is a stand-alone integrated circuit, capable of processing Vertical Blanking Interval (VBI) data from both fields of the video frame in data conforming to the transmission format defined in the Television Decoder Circuits Act of 1990 and in accordance with the Electronics Industry Association specification 608 (EIA-608). The Line 21 data stream can consist of data from several data channels multiplexed together. Field 1 has four data channels, two Captions and two Text. Field 2 has five additional data channels, two Captions, two Text and Extended Data Services (XDS). XDS data structure is defined in EIA-608. The Z86129 can recover and display data transmitted on any of these nine data channels. The Z86130 and Z86131 are derivatives of the Z86129 which can recover XDS data and output the recovered data via the serial port. The Z86130 and Z86131 do not have OSD capability, but are ideally suited for Line 21 data slicer applications. The Z86129/130/131 can recover and output to a host processor via the I2C serial bus any XDS data packet defined in EIA-608. On-chip XDS filters are fully programmable, enabling recovery of only those XDS data packets selected by the user, making the Z86129/130 an ideal choice for implementing NTSC Violence Block. The Z86131 is designed especially for extracting XDS time information for Automatic Clock-Set features in TVs, VCRs, and Set-Top boxes. In addition, the Z86129/130 is ideally suited to monitor Line 21 of video displayed in a PiP window for violence blocking purposes. A block diagram of the Z86129/130/131 is shown in Figure 1.
DS96TEL0200
1
VIN/ Intro
Z86129/130/131 NTSC Line 21 Decoder
Video Buffer Data Bus VW AW Digital II Lock Test Reg Command Processor Row Latch DOT CLK 4 10 6 DOT CLK DIV V Lock CHAR CLK CW O/S MSGR PH1 OSC CHAR CIR Display 8 Latch FLD SS CTR 4 Output Logic Line & Field Control V/I Ref Line & Fld Decodes 9 LPF Loop Filter 1 Vss 11 Vss(A) 10 RREF BOX BLUE GREEN RED POR CKT 13 Character Generator Display RAM Address MUX FEW Status Reg Row Lock SIG PG
Dual Clamp
8
SYNC Slicer
GENERAL DESCRIPTION (Continued)
CSYNC
Slice Level
COMP SYNC
CG Lines
MSYNC
PRELIMINARY
CG Logic
ADDR DEC ADDR Decoder
PH2 Control
I Drive & MUX
FR
FLD LS SFLD SLS
5
HIN
17 3 2 18 Z86129 only
Addr Bus
7 Data Slicer Data CLK Recovery Serial Control Port
Sliced Data
Data Line
SMS SEN SCK SDA SDO
2
+5V VDD 13 6 4 15 14 16 12
Figure 1. Z86129 Block Diagram
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
PIN DESCRIPTION
Table 1. 18-Pin DIP and SOIC Pin Identification
VSS GREEN* BLUE* SEN HIN SMS VIDEO CSYNC LPF 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 RED*
No. Symbol
BOX* SDO SCK SDA VIN/INTRO VDD VSS(A) RREF
Function Power Supply GND Video Output Video Output Serial Enable Horizontal In Serial Mode Select Composite Video Composite Sync Loop Filter Resistor Reference Pwr. Supply (Analog) GND Power Supply Vertical In/Interrupt Out Serial Data Serial Clock Serial Data Out OSD Timing Signal Video Output
Direction Output Output Input Input Input Input Output Output Input
1
1 2* 3* 4 5 6 7 8 9 10 11 13 14 15 16 17* 18*
VSS GREEN BLUE SEN HIN SMS VIDEO CSYNC LPF RREF VSS (A) VIN/INTRO SDA SCK SDO BOX RED
*Z86129 Only
Figure 2. Z86129/130/131, 18-Pin DIP/SOIC Pin Configuration
12 VDD
In/Output In/Output Input Output Output Output
Note: DIP and SOIC pin configuration are identical. *However, the Z86130/Z86131 do not have signals on pins 2, 3, 18 and 19.
ABSOLUTE MAXIMUM RATINGS
Symbol VDD VIN VOUT IIN IOUT IDD PD TSTG TL Parameter DC Supply Voltage DC Input Voltage DC Output Voltage CAUTION: DC Input Current per Pin DC Output Current per Pin DC Supply Current Power Dissipation per Device Storage Temperature Lead Temperature, 1 mm from Case for 10 seconds Value -0.5 to 6.0 -0.5 to VDD +0.5 -0.5 to VDD +0.5 +10 +20 +30 300 -65 to +150 260 Unit V V V mA mA mA mW C C
Notes: Voltages referenced to VSS (A) and VSS. Maximum ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits specified in the DC and AC Characteristics tables or Pin Description section.
DS96TEL0200
3
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
STANDARD TEST CONDITIONS
The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 3).
From Output Under Test 150 pF 250 A +5V
2.1 k
Figure 3. Standard Test Load
DC ELECTRICAL CHARACTERISTICS
Note: TA = 0C to +70C; VDD = +4.75V to +5.25V Symbol VIL VIH VOL VOH IIL IDD K ILP Parameter Input Voltage Low Input Voltage High Output Voltage Low Output Voltage High Input Leakage Supply Current VCO Gain Loop Filter Current IOL = 1.00 mA IOH = 0.75 mA 0V, VDD Estimated* - - Conditions Min. 0 0.7 VDD - VDD -0.4V -3.0 Max. 0.2 VDD VDD 0.4 - 3.0 30 TBD TBD Unit V V V V A mA MHz/V mA
Note: *Not guaranteed
AC AND TIMING CHARACTERISTICS Composite Video Input
Parameter Amplitude Polarity Bandwidth Signal Type Max Input R DC Offset Conditions 1.0V p-p 3 dB Sync tips negative 600 kHz Interlaced 470 ohms Signal to be AC coupled with a minimum series capacitance of 0.1 F
4
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
ELECTRICAL CHARACTERISTICS Non Standard Video Signals must have the following characteristics:
Parameter Sync Amplitude Vertical Pulse Width Vertical Pulse Tilt H Timing Conditions 200 mV minimum 3H 0.5H 20 mV maximum Phase Step (Head Switch) 10 s maximum Fh Deviation (long term) 0.5% maximum Fh p-p Deviation (short term) 0.3% maximum The internal sync circuits will lock to all 525 or 625 line signals having a vertical sync pulse that meets the following conditions: 1. It is at least 2H wide. 2. It starts at the proper 2H boundary for its field. 3. If equalizing pulse serrations are present, they must be less than 0.125H in width. The Z86129/130/131 will function down to a 25 dB signal-to-noise ratio (CCIR weighted) with one error per row or better at that level. Input
1
Vertical Sync Signal
Minimum Signal-to-Noise Ratio to Composite Video
Horizontal Signal Input (preferably H Flyback)
Parameter Amplitude Video Lock Mode: HIN Lock Mode: Conditions CMOS level signal where Low <= 0.2 VCC Polarity Frequency Polarity Frequency Any 15,734.263 Hz 3% Any Same as Display Horizontal Flyback Pulse (HFB) pulse
Line 21 Input Parameters (at 1.0V p-p)
Note: Line 21 must be in its proper position to the leading edge of the Vertical Sync signal. Parameter Cod Amplitude Code Zero Level Start of Code Start of Data Conditions 50 IRE 5 IRE, +15 IRE relative to Back Porch 10.5 0.5 s, (Measured from the midpoint of the falling edge of the last clock run-in cycle to the midpoint of the rising edge of the start bit.) 3.972 s, -0.00 sec, +0.30 s (Measured from the midpoint of the falling edge of the last clock run-in cycle to the midpoint of the rising edge of the start bit.
Timing Signals
Parameter Dot Dot Period Character Cell Width Width of Row (Box) Width of Row (Char) Horizontal Display Timing Conditions 768 x FH = 12.0839 MHz 82.75 ns 1.324 s (tH/48) 45.018 s (34 chars = 17/24 x tH 42.370 s (32 chars = 2/3 x tH The timing of the output signals Box and RGB have been set to make a centered display. The positioning of these outputs can be adjusted in 330 ns increments by writing a new value to the Z86129 H Position Register (Address = 02h). 5
DS96TEL0200
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
PIN DESCRIPTIONS Inputs
VIDEO (Pin 7). Composite NTSC video input, 1.0V p-p (nom), band limited to 600 kHz. Circuit will operate with signal variation between 0.7-1.4V p-p. The polarity is sync tips negative. This signal pin should be AC coupled through a 0.1 F capacitor and driven by a source impedance of 470 ohms or less. HIN (Pin 5). Horizontal sync input at CMOS levels. When the device is used in the VIDEO LOCK mode, this signal pulls the on-chip VCO within the proper range. The circuit uses the frequency of this signal which must be within 3% Fh but can be of either polarity. When used in the H LOCK mode, the VCO phase locks to the rising edge of this signal. The HPOL bit of the H Position register can be set to operate with either polarity of input signal. This is usually the H Flyback signal. The timing difference between HIN rising edge and the leading edge of composite sync (of VIDEO input) is one of the factors which will affect the horizontal position of the display. Any shift resulting from the timing of this signal can be compensated for with the horizontal timing value in H Position Register. SMS (Pin 6). Mode select pin for the Serial Control Port. When this input is at a CMOS High state (1) the Serial Control Port will operate in the SPI mode. When the input is Low (0), the Serial Control Port will operate in the I2C slave mode. In SPI mode, the SEN pin must be tied High. (See Reset Operation section.) SEN (Pin 4). Enable signal for the SPI mode operation of the Serial Control Port. When this pin is Low (0), the SPI port is disabled and the SDO pin is in the high-impedance state. Transitions on the SCK and SDA pins are ignored. SPI mode operation is enabled when SMS is High (1). SCK (Pin 15). Input pin for serial clock signal from the master control device. In I2C mode operation the clock rate is expected to be within I2C limits. In SPI mode, the maximum clock frequency is 10 MHz. Reset Operation. When the SMS and SEN pins are both in the Low (0) state, the part will be in the Reset state. Therefore, in the I2C mode the SEN pin can be used as an NReset input. When SPI mode is used, if three wire operation is desired, both SMS and SEN can be tied together and used as the NReset input. In either mode, NReset must be held Low (0) for at least 100 ns.
Input/Output
VIN/INTRO (Pin 13). In external (EXT) vertical lock mode of operation, the internal vertical sync circuits will lock to the VIN input signal applied at this pin. The part will lock to the rising or falling edge of the signal in accordance with the setting of the V Polarity command. The default is rising edge. The VIN pulse must be at least 2 lines wide. In INTRO Mode, when configured for internal vertical synchronization, this pin will be an output pin providing an interrupt signal to the master control device in accordance with the settings in the Interrupt Mask Register. SDA (Pin 14). When the Serial Control Port has been set to I2C mode operation, this pin serves as the bidirectional data line for sending and receiving serial data. In SPI mode operation it operates as serial data input. SPI mode output data is available on the SDO pin.
Outputs
SDO (Pin 16). Provides the serial data output when SPI mode communications have been selected. This pin is not used in I2C mode operation. Box (Pin 17*). Black box keying output is an active High, CMOS level signal used to key in the black box in the captions/text displays. This output will be in the highimpedance state when the background attribute has been set to semi-transparent (*Z86129 only). RED, GREEN, BLUE (Pins 2*, 3*, 18*). Positive acting CMOS levels signals (*Z86129 only). Color Mode: Red, Green and Blue character video outputs for use in a color receiver.
s
Mono Mode: All three outputs carry the character luminance information.
Notes: The selection of Color/Mono Mode is user controlled in bit D1 of the Configuration Register (Address=00h). (See Internal Registers section.).
6
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
Pins With External Components
CSync (Pin 8). Sync slice level. A 0.1 F capacitor must be tied between this pin and analog ground VSS(A). This capacitor stores the sync slice level voltage. LPF (Pin 9). Loop Filter. A series RC low-pass filter must be tied between this pin and analog ground VSS(A). There must also be second capacitor from the pin to VSS(A). Values for the three parts to be specified at a later date. RREF (Pin 10). Reference setting resistor. Resistor must be 10 kohms, 2%.
Power Supply
VDD (Pin 12). The voltage on this pin is nominally 5.0 Volts and may range between 4.75 to 5.25 Volts with respect to the VSS pins. VSS (Pins 1, 11). These pins are the lowest potential power pins for the analog and digital circuits. They are normally tied to system ground. Note: The recommended printed circuit pattern for implementing the power connection and critical components will be supplied at a later date.
1
Z86129/130/131 BLOCK DIAGRAM DESCRIPTION
The Z86129 is designed to process both fields of Line 21 of the television VBI and provide the functional performance of a Line 21 Closed-Caption decoder and Extended Data Service decoder. It requires two input signals, Composite Video and a horizontal timing signal (HIN), and several passive components for proper operation. A vertical input signal is also required if OSD display mode is desired when no video signal is present. The Decoder performs several functions, namely extraction of the data from Line 21, separation of the normal Line 21 data from the XDS data, on-screen display (Z86129 only) of the selected data channel and outputting of the XDS data through the serial communications channel. circuits lock to the incoming signal. Noise rejection is obtained by making the clamp operative only during the sync tip. The clamped composite video signal is fed to both the Data Slicer and Sync Slicer blocks. The Data Slicer generates a clean CMOS level data signal by slicing the signal at its midpoint. The slice level is established on an adaptive basis during Line 21. The resultant value is stored until the next occurrence of that Line 21. A high level of noise immunity is achieved by using this process. The Sync Slicer processes the clamped Comp Video signal to extract Comp Sync. This signal is used to lock the internally generated sync to the incoming video when the video lock mode of operation has been enabled. Sync slicing is performed in two steps. In the non-locked mode, the sync is sliced at a fixed offset level from the sync tip. When proper lock operation has been achieved, the slice level voltage switches from a fixed reference level to an adaptive level. The slice level is stored on the sync slice capacitor, CSYNC. The Data Clock Recovery circuit operates in conjunction with the Digital H Lock circuit. They produce a 32H clock signal (DCLK) that is locked in phase to the clock run-in burst portion of the sliced data obtained from the Data Slicer. When Line 21 code appears, DCLK phase lock is achieved during the clock run-in burst and used to reclock the sliced data. Once phase lock is established it is maintained until a change in video signal occurs. The Digital H Lock circuit produces the video timing gates, PG, STG, and so on, which are locked in phase with HSYNC, the video timing signal, no matter which H lock mode is used in the display generation circuits. This independent phase lock loop is able to respond quickly to changes in video timing, without concern for display stability requirements.
Input Signals
The Composite Video input should be a signal which is nominally 1.0 Volt p-p with sync tips negative and band limited to 600 kHz. The Z86129 will operate with an input level variation of 3 dB. The HIN input signal is required to bring the VCO close to the desired operating frequency. It must be a CMOS level signal. The HIN signal can have positive or negative polarity and is only required to be within 3% of the standard H frequency. When configured for EXT HLK operation, this signal should correspond to the H Flyback signal. The timing difference between HIN rising edge and the leading edge of composite sync (of VIDEO input) is one of the factors that will affect the horizontal position of the display. Any shift resulting from the timing of this signal can be compensated for with the horizontal timing value in the H Position register.
Video Input Signal Processing
The Comp Video input is AC coupled to the device where the sync tip is internally clamped to a fixed reference voltage by means of a dual clamp. Initially, the unlocked signal is clamped using a simple clamp. Improved impulse noise performance is then achieved after the internal sync
DS96TEL0200
7
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129/130/131 BLOCK DIAGRAM DESCRIPTION (Continued) VCO and One Shot
All internal timing and synchronizing signals are derived from the on-board 12 MHz VCO. Its output is the Dot Clk signal used to drive the Horizontal and Vertical counter chains and for display timing. The One Shot circuit produces a horizontal timing signal derived from the incoming video and qualified by the Copy Guard logic circuits. The VCO can be locked in phase to two different sources. For television operation, where a good horizontal display timing signal is available, the VCO is locked to the HIN input through the action of the Phase Detector (PH2). When a proper HIN signal is not available, such as in a VCR, the VCO can be locked to the incoming video through the Phase Detector (PH1). In this case the frequency detector (FR) circuit is activated as required to bring the VCO within the pull-in range of PH1.
Command Processor
The Command Processor circuit controls the manipulation of the data for storage and display. It processes the Control Port input commands to determine the display status desired and the data channel selected. During the display time (lines 43-237), this information is used to control the loading, addressing and clearing of the Display RAM and the operations of the Character ROM and Output Logic circuits. During data recovery time (TV lines 21-42), the Command Processor, in conjunction with the data recovery circuits, recovers the XDS data and the data for the selected data channel. Data is sent to the RAM for storage and display and/or to the serial port, as appropriate. Where necessary, the Command Processor converts the input data to the appropriate form.
Output Logic (Z86129 only) Timing and Counting Circuits
The Dot Clk is first divided down to produce the character timing clock CHAR CLK. This signal is then further divided to generate the horizontal timing signals, H, 2H and HSQR. These timing signals are used in the data output (display) circuits. The H signal is further divided in the LINE and FLD CNTR to produce the various decodes used to establish vertical lock and to time the display and control functions required for proper operation. The H signal is also used to generate the Smooth Scroll timing signal for display. The V Lock circuits produce a noise free vertical pulse derived from the horizontal timing signal. When the user selects Video as the vertical lock source, the internal synchronizing signals are phased up with the incoming video by comparing the internally generated vertical pulse to an input vertical pulse derived from the Comp Sync signal provided by the Sync Slicer. In the vertical lock set to VIN mode the VIN signal is used in place of the signal derived from Comp Sync. In either case, when proper phasing has been established, this circuit outputs the LOCK signal which is used to provide additional noise immunity to the slicing circuits. The LOCKed state is established only after several successive fields have occurred in which these two vertical pulses remain in sync. Once LOCKed, the internal timing will flywheel until such time as the two vertical pulses lose coincidence for a number of consecutive fields. Until LOCK is established, the decoder operates on a pulse for pulse basis. The output logic circuits operate together to generate the output color signals RED, GREEN and BLUE and the Box signal. When MONOchrome mode is selected all three color outputs will carry the Luminance information. These outputs are positive output logic signals. The character ROM contains the dot pattern for all the characters. The output logic provides the hardware underline, graphics characters and the Italics slant generator circuits. The smooth scroll display is achieved by the smooth scroll counter logic controlling the addressing of the Character ROM.
Decoder Control Circuit
The Decoder Control circuit block is the users communications port. It converts the information provided to the control port into the internal control signals required to establish the operating mode of the decoder. This port can be operated in one of two serial modes. The SMS pin is used to establish the serial control mode to be used. In the two wire (I2C) control mode, the Z86129/130/131 will respond to its slave address for both the read and write conditions. If the read bit is Low (indicating a WRITE sequence) then the Z86129/130/131 will respond with an acknowledge. The master should then send an address byte followed by a data byte. If the read bit is High (indicating a READ sequence) then the Z86129/130/131 will respond with an acknowledge followed by a status byte then a data byte. Read data will only be available through indirect addressing. Write addressing will have both indirect and direct modes. The busy bit in the status byte will indicate if the write operation has been completed or if read data is available.
8
DS96TEL0200
PRELIMINARY The SPI mode is a three wire bus with the Z86129/130/131 performing as the slave device. Communication is synchronized by the SCK signal generated by the master. Typically, the serial data output is transmitted on the falling edge of SCK and the received data is captured on the rising edge of SCK. All data is exchanged as 8-bit bytes.
Z86129/130/131 NTSC Line 21 Decoder
Voltage/Current Reference
The Voltage/Current reference circuit uses an externally connected resistor to establish the reference levels that are used throughout the Z86129/130/131. The use of an external resistor provides improved internal precision at minimal additional cost.
1
Z86129/130/131 FUNCTIONAL DESCRIPTION
The Z86129 provides full function NTSC, Line 21 performance. Input commands are included to enable the decoder to process and display any of the eight Caption/Text data channels (CC1, CC2, CC3, CC4, T1, T2, T3 or T4) contained in Line 21 of either field of the incoming video. XDS data can also be selected for display. The DECODER ON/OFF commands control whether or not the Line 21 data in the selected channel is actually displayed. When switched to the DECODER OFF (TV) state, incoming data in the selected channel will still be processed but not displayed. The Z86129/130/131 can also be configured to operate with PAL or SECAM video signals. It will decode information encoded into its VBI in Line 22. The encoded data must conform to the waveform and command structure defined for NTSC Line 21 operation. In the event that OSD operation is required under conditions when no input video is present, it would be necessary to set the Z86129 for VIN lock. In this mode, the vertical timing will be determined from the vertical pulse signal supplied to the VIN pin. The horizontal position of the caption display is determined by the internal timing circuits. A default condition has been established that should result in a well centered display in a typical application. However, since signal delays through video processing circuits can vary between designs, the Z86129 provides the user with the ability to change the default timing. No matter which of the horizontal lock modes are selected, the display horizontal position on the screen can be adjusted in quarter character (330 ns) steps by serial port commands.
Displayable Character Set (Z86129 only) VCO Lock
The design includes a VCO with stable gain characteristics and good power supply rejection. The internal horizontal and vertical synchronizing circuits provide a high degree of noise immunity. There are options for both horizontal and vertical lock. The VCO can be phase locked either to the horizontal signal derived from the video input signal (VIDEO) or to the externally supplied HIN signal, typically horizontal flyback. HIN lock is used to provide a display having a minimum of observable jitter. This requires an HIN signal derived from the TV display and of the proper polarity. Such a signal is readily available in a television receiver. VIDEO lock mode enables the VCO to lock in phase to the incoming video signal, thus providing good operation in an application where no display related HIN signal is available, such as in a VCR. Normal Mode. Characters are displayed as white or colored dot matrix characters on an opaque background. The Box is normally black but the Z86129 can be set to a blue background Box with a serial command. The characters are described by a 12 by 18 dot pattern within a character cell which is 16 dots wide by 26 dots high per frame. The location of the character luminance within the character cell varies from character to character to allow for the display of lower case letters with descenders. All characters have at least a 1-dot border of black around each character. Underline is also provided. Figure 4 shows the Z86129 standard character map and font. The character ROM consists of a 12 by 18 dot matrix pattern per character. Figure 5 shows the character font. Alternate rows and columns are read out in each field to produce an interleaved and rounded character. A display row contains a maximum of 32 characters plus a leading and trailing black box, each a character cell in width, making the overall width of a display row 34 x 8 = 272 dots. Successive display rows are butted together so that the total display occupies 195 dots high. The black box 34 character cells wide by 195 dots high results in a box size of 45.018 s in width by 195 scan lines in height. The Box starts in scan line 43 and extends to scan line 237. Theoretically, the display will be horizontally centered in the video display when the Box starts 13.2 s after the leading edge of H.
Video Timing
Timing signals are derived from the VCO for use in the line counting and display circuits. Line counting requires proper identification of the input signal's vertical pulse. Default operation uses the vertical sync signal derived from the video input signal as the source for vertical lock. This method results in locking characteristics having good performance and good noise immunity.
DS96TEL0200
9
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129/130/131 FUNCTIONAL DESCRIPTION (Continued)
The default setting of the Z86129 places the center of the Box at about 13.5 s to allow for some delay in the normal video path. However, the Box horizontal position can be adjusted by the user in 330 ns increments. The display will be approximately within the safe title area for NTSC receivers. Character width is 42.37 s also centered on the screen, resulting in a leading and trailing 1.32 s black border. An optional Caption display mode, Drop Shadow, can be selected by the user through the serial port. This display mode eliminates the black box around the characters and places a 2-dot black shadow to the right and below the character luminance dots when in the 15 scan line per row mode. This display mode is usable in Captions, Text and OSD displays. Figure 5 shows the characters with shadowing added. The font for the Extended Characters are shown in Figure 6. The accented capital letters have been implemented by placing the accent marks above the character cell. When selected, this mode will result in the accent marks being written into the character cell space of the row above. In some operating modes the Z86129 will expand the size of the overall box height by adding two additional scan lines at the top and one additional line at the bottom. This will make room for the accent marks in the topmost row and add a black line below the descenders of any lowercase characters in the last row. This approach is desirable because shrinking the capitals to make room for the accent mark within the character cell makes poor quality characters and in some cases there would be no differentiation between the capital and lower case letter. It also has the advantage of minimizing the ROM size and providing a good readable font that closely matches what is normally seen in print. In the unlikely case of a conflict between an accented capital letter in one row and a lower case descender in the same character position in the row above, the descender is given priority. The improved readability of this approach over shrunk capital letters far outweighs this potential conflict and results in a cost-effective compromise for providing a full, extended features implementation. The Extended Characters share their address space with the OSD Graphics Characters. When a BOX display is used the Extended Character set is in force. However, if a Drop Shadow display is used the Graphics Characters are in force. For Caption and Text display modes, if Drop Shadow is set, the user must also command the Z86129 to switch back to Extended Characters.
Extended Features
EIA-608 defined new extended features such as optional Background and Foreground display attributes and optional Extended Characters. The Z86129 will always respond to the Extended Characters but the Extended Background/Foreground response can be controlled by the user. The Background and Foreground attributes add codes for background colors, black foreground as well as transparent, opaque and semi-transparent background. The BOX signal output pin will be set to a tri-state condition whenever one of the semi-transparent attribute codes is active. The external keying circuits can then use this condition to implement the intended video display.
10
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
1
Figure 4. Z86129 Standard Character Map and Font
DS96TEL0200
11
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129/130/131 FUNCTIONAL DESCRIPTION (Continued)
Figure 5. Caption Display Mode, Drop Shadow
12
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
1
Figure 6. Extended Characters Font
DS96TEL0200
13
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129/130/131 FUNCTIONAL DESCRIPTION (Continued) Text Mode Display (Z86129 only)
When TEXT mode is selected, a black box will be displayed as long as valid Line 21 code in the field selected is being detected. The Z86129 provides the option to make the box blue instead of black. This option holds for Captions as well as Text. The default TEXT display mode uses a 15 row by 34 character black box. TEXT characters will be displayed as they are received starting in the top row. Successive carriage returns will move the display down successive rows until all 15 rows have been displayed. Thereafter, the text will scroll up as new characters are added to the bottom row. If the data for the selected channel is interrupted by a command for another channel, data processing will stop but the display will remain. When a Resume Text command is received, data processing will resume and the new characters will be added starting at the position that the display row/column pointer was in at the interruption of data processing. If a Start Text command is received, the display will be cleared and new characters will be displayed starting in row 1, column 1 (left side). The number of display rows and the location (base row) of the TEXT box, can be altered by the user. In this way, the user can decide how much of the screen can be covered when displaying non-program related information. When scrolling, the display will shift one scan line per frame until a complete row has been scrolled. If a carriage return is received before scrolling is complete, the display will immediately complete the "scroll" by jumping up the remaining scan lines and start displaying the new text. Pop-on captions work with two caption memories. One of them is normally displayed while the other is being used to accumulate new caption data. A new caption is popped-on by swapping the two memories with the End Of Caption (EOC) command. When the on-screen memory is erased, the screen is blank (transparent) and the memory will default to the row/column pointer at row 1, column 1 and monochrome non-underlined. When caption mode is selected, the decoder will process any data following the Resume Caption Loading (RCL) command (or the EOC). Normally, this command will be followed by a Preamble Address Code (PAC) to indicate the row, column and character attributes to be used with the following data. If no PAC is received the data will be added to the location last indicated by the row/column pointer prior to the receipt of the RCL command. Paint-on caption mode is essentially equivalent to the Popon mode except that the data received after the Resume Direct Captioning (RDC) command is written to the onscreen memory rather than the off-screen memory. All the rules for PACs, Midcodes, and so on, are otherwise the same. Roll-up caption mode presents a "text" like display that is limited to 2, 3 or 4 rows, depending on the Resume Rollup (RUn) command used. The PAC following the RUn command is used as the BASE ROW for the ROLL-UP display. The BASE ROW will be the "bottom" row of the ROLL-UP display. In this case, the black box does not appear until characters are being displayed and the box is only wide enough to provide a leading and trailing box in each line. The new data appears in the bottom row and as each carriage return is received, the row scrolls up and the new data added to the bottom. When the number of rows indicated by the Resume command has been reached, the data in the top row scrolls off as new data is added to the bottom. The TAB (INDENT) PAC permits placing Captions starting at 4 character boundaries in any caption row. The TAB OFFSET command provides the means for adjusting the starting position for a Caption at any column position in the current row.
Caption Mode Display (Z86129 only)
According to the FCC specifications Caption data can appear in any of the 15 display rows but a single caption may consist of no more than 4 rows. The form of the caption display depends on the caption mode indicated by the transmitted caption command, Pop-on, Paint-on or Roll-up. The Z86129 can display a single caption having as many as eight rows. When any of the CAPTION display modes have been selected, the screen will be transparent. (Display box is only present when a caption is being displayed.)
14
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
XDS Display Modes (Z86129 only)
Two preprogrammed XDS display modes are provided. One provides information about the current program that would be of interest for "channel grazing". The second display shows the grazing packets plus additional XDS packets which will inform the viewer about the program content. Information will be displayed as it is received. The displays use drop shadow mode with 15 scan lines per row. The XDSG mode is the GRAZE (channel grazing) display (Figure 7). The display will contain three rows of information at the top of the screen, formatted for easy reading. They will contain the following XDS packet information: OSD Row 1 OSD Row 2 OSD Row 3 Network Name, Call Letters (Green) Program Name (Italics, Underline, White) Program Length, Time In Show (Cyan)
OSD Row 2
Since 15 scan lines per row mode is being used, rows 1013 will appear at the bottom of the screen. OSD Row 1 OSD Row 2 OSD Row 3 OSD Row 10 OSD Row 11 OSD Row 12 OSD Row 13
OSD Row 1
Network Name, Call Letters (Green) Program Name (Italics, Underline, White) Program Length, Program Type, Time In Show (Cyan) Program Description Row 1 (Yellow) Program Description Row 2 (Yellow) Program Description Row 3 (Yellow) Program Description Row 4 (Yellow)
OSD Row 2
1
Network Name Program Name Program Length
Call Letters Time in Show
OSD Row 1
OSD Row 3 Call Letters Time in Show Program Description information goes here on OSD rows 10, 11 12 and, 13
Network Name Program Name Program Length
OSD Row 3
Figure 8. XDSF Mode Sample Display When an XDS display mode has been selected, the information will be displayed as the appropriate packets are received. The display will remain on screen as long as valid XDS data continues to be received. If the 16 Second Erase Timer is enabled (the default condition), the XDS display will be erased when no valid XDS data has been received for 16 Seconds. If subsequent XDS data is received with displayable packets, that information will reappear on the screen. XDS data recovery can be active in the XDS display mode. The XDS display mode is turned off by selecting a different display mode.
Figure 7. XDSG (Graze) Mode Sample Display The XDSF mode is the FULL (information) display (Figure 8). This display shows the same information as the GRAZE display and adds the program type as well the first four program description rows (if transmitted). Although XDS defines eight program description rows, the first four are identified as containing the most important information. The display of Program Description is limited to the first four rows because eight rows would obscure much of the screen and because more than four rows is not likely to be sent due to the time required for transmission.
DS96TEL0200
15
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY channel selected for display. The decoder is held in the Decoder OFF (TV) state until a Line 21 waveform is continuously detected for a period of 0.5 seconds. Once a valid Line 21 waveform has been detected for 0.5 seconds, and assuming that the user has selected the Decoder ON state, the normal display for the data channel selected will be presented. The autoblanking circuit will be not activate again until a valid Line 21 waveform has been lost for 1.5 seconds. Any data received during the 1.5 second period will reset the counter so that autoblanking will only be activated on continuous loss of the Line 21 waveform for 1.5 seconds. Note: Valid Line 21 waveform is defined as the presence of a 7-cycle run-in clock and a start bit on Line 21 of the field being examined. 4. The fourth method of clearing the screen is by the action of the 16 Second Erase Timer. This function is only active when a CAPTION or XDS display mode has been selected. If no data is received for the display channel selected for a 16 second period, the on-screen memory will be erased. The decoder will still be in the selected channel and with the decoder ON, so that when data for the selected channels resumes, it will be displayed.
Display Erase and Autoblanking (Z86129 only)
The display is erased in the TEXT mode by the Start Text command (but the box is maintained) and in the CAPTION mode by the Erase Displayed Memory (EDM) command. The non-displayed memory can be erased by the Erase Non-displayed Memory (ENM) command. Four other events can also cause the display to be erased. 1. A change in the display mode, such as from CC1 to T1, CC1 to XDSF, and so forth, will clear the memory and hence the display. 2. A loss of video lock, such as on a channel change, will cause the screen to be cleared. The current active display mode will not be changed. For example if CC1 was selected and ON before the channel change the device will remain in the CC1/ON state after channel change. 3. The third action that will clear the displayed memory is when the autoblanking circuit is activated. The autoblanking circuit monitors the presence of a Line 21 waveform in the video field corresponding to the data
Z86129/130/131 FEATURE SET
The primary features of the Z86129/130/131 are briefly described below. More complete descriptions can be found in later sections of this document. The data extracted from Line 21 of the incoming video by the Z86129 may be displayed in different ways according to the user selection and the type of data. The display features available on the Z86129 only are:
s
VBI Data Processing
The Z86129/130/131 extracts the data in Line 21 of the incoming video. All data channels, in both video fields are supported. Specifically, the Z86129 can:
s
Ten different Line 21 data display modes; CC1-CC4, T1-T4, plus two standard templates for XDS displays. Pop-on, Paint-on and Roll-up CAPTION displays. TEXT display default is a full screen, 15 row display. User can vertically reduce and reposition the TEXT display as desired. Color or Monochrome display mode selectable. XDSG Display Mode (channel grazing): automatic display of Network Name, Call Letters, Program Name, Program Length, and Time In Show data packets. XDSF Display Mode (full information): automatic display of XDSG Display Mode information plus: Program Type (only basic types), and Program Description.
s s s
Process data from simultaneously.
both
fields
of
Line
21
s
Output XDS data through the serial port while displaying selected data. Output XDS data through the serial port raw or filtered. XDS filters are selectable from a list of preprogrammed values including Program Rating and Time of Day/Local Time. NTSC or PAL operation selectable.
s s
s s
s
s
16
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
General Purpose OSD Modes (Z86129 only)
In addition to displaying data extracted from Line 21 of the incoming video, the Z86129 can display information supplied through its serial port. This is referred to as OnScreen Display (OSD) display mode. This mode provides:
s
Serial Communications Interface
Communications and control of the Z86129/130/131 is through a serial control interface. Two Serial Control Modes are available with the Z86129/130/131 performing as a slave device. These modes are: 1. A two wire, I2C interface. 2. A three wire, serial peripheral interface (SPI).
1
Programmable Full Screen OSD: 15 display rows by 32 character columns Graphics characters Double high and double wide characters Fully programmable display positioning; information may be placed anywhere on the screen. Accepts externally supplied, or internally generated VSYNC to enable OSD even when no video is present.
s s s
3. A total of five device pins are dedicated to the serial control port function. These pins are designated as: Table 2. Z86129/130/131 Serial Control Signals Signal Pin # I/O I2C SPI SMS 6 I 0 1 SCK 15 I CLK CLK SDA 14 I/O Data Data In SDO 16 O NA Data Out SEN 4 I 1 Enable
s
Character Set
The Z86129 has a new character set with extended features, such as:
s s
New font with descenders on lower case letters Optional display mode using drop shadow font (in other words, fringing appears on each character rather than a solid, "black box" background). EIA-608 Extended Characters EIA-608 Background and Foreground attributes Special framing and graphics characters for OSD display. Double High and Double Wide character display for OSD. Fifteen scan lines per character row for OSD and TEXT.
Notes: SMS = Serial Mode Select High = SPI and Low = I2C SCK = Serial port clock for either Serial Mode. SDA = Serial port data for I2C Mode and Data In for SPI Mode. SDO = Serial Data Out for SPI Mode. Not used in I2C Mode. SEN = SPI Mode Enable signal. Must be High for I2C Mode.
s s s
s
I2C Mode. The I2C port on the Z86129/130/131 always acts as a slave device. I2C Mode is selected by bringing the SMS pin Low and the SEN pin High. SEN must remain High whenever I2C mode is desired. If the SEN pin is brought Low, with SMS also Low, the part will be reset. SDA and SCK are the data and clock lines of the I2C port, respectively. During I2C mode operation the VIN/INTRO signal (pin 13), can be configured to generate interrupt requests to the master device on selected events. (See Note paragraph below.) SPI Mode. SSPI Mode is selected by making the SMS pin High. In SPI mode the Z86129/130/131 acts as a slave device. All communications are clocked in and out as 8-bit bytes. SCK is the serial clock (input), SDA is Data-In and SDO is Data-Out. The SEN pin enables communication when High, when Low High High High, the SDO pin is tristate.
s
Note: Contact the nearest Zilog Sales office for additional information on how to define your own custom OSD character set.
DS96TEL0200
17
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129/130/131 FEATURE SET (Continued)
When SEN is brought High the part will be synchronized and waiting for a Command. If SEN is tied High, the part can also be synchronized by a command string. During SPI mode operation the VIN/INTRO signal (pin 13), can be configured to generate interrupt requests to the master device on selected events. (See Note paragraph below.) CAUTION: When the SEN and SMS pins are made Low simultaneously, the part will be reset. Interrupt Generation. The VIN/INTRO signal (pin 13) can be configured to provide an interrupt output on selected events. The configuration of VIN/INTRO (pin 13) is user programmable to be either of two states: 1. An INPUT pin for acceptance of an external VSYNC timing signal 2. An OUTPUT pin for interrupt generation on a selected events Note: Configuring VIN/INTRO as an output for interrupt generation is particularly useful when implementing the V-Chip feature in TVs and VCRs. In this configuration, Pin 13 is used to interrupt the host processor when the XDS Program Rating data packet is found. As a result the host processor is not burdened with monitoring or filtering the line 21 data stream. The Z86129/130/131 filters the Line 21 data stream for the host processor, and generates an interrupt only when the desired packet is found. In addition to the programmable features just listed, the Z86129 offers a choice of eleven display modes for user selection. Table 3. Z86129 Display Modes Display Mode CC1 CC2 CC3 CC4 T1 T2 T3 T4 XDSF XDSG OSD Display Data L21 Closed Captions L21 Closed Captions L21 Closed Captions L21 Closed Captions L21 TEXT L21 TEXT L21 TEXT L21 TEXT XDS XDS User Defined via Serial Port NTSC Field Language
1 (odd) 1 2 (even) 2 1 1 2 2 2 2
I II I II I II I II N/A N/A
The Z86129/130/131 is initialized on RESET to the following default conditions: Table 4. RESET Default Conditions Parameter Display Channel Decoder TEXT Size Lines/Row Background EIA-608 Extended Attributes Data Outputs Video Standard Data Outputs VCO Lock BOX Timing Vertical Lock VIN/INTRO Horizontal Lock Color/Mono OSD Display Reset Condition CC1 OFF 15 rows 13 BOX ON OFF NTSC OFF Video 13.5usec Video INTRO & Disabled Video Color Drop Shadow 15 lines/row
Setup and Operational Control
The Z86129/130/131 is extremely flexible and fully programmable through its serial communication port. The following tables provide a partial list of UserProgrammable Features, User Selectable Display Modes, and Default Conditions upon Reset. Z86129/130/131 Programmable Features - Decoder ON/OFF - TV scan lines per OSD row (13 or 15) - EIA-608 extended attributes ON/OFF - OSD drop shadow ON/OFF - Color/Monochrome - OSD Horizontal start position - Text box size (# of rows) - Text box starting row position - NTSC or PAL - Vertical Lock Source: Video or External VIN - XDS Data Output, Raw or Filtered - H Lock Source: Video or External HIN
18
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
SERIAL COMMUNICATIONS INTERFACE
Commands and data are sent to and from the Z86129 through its serial communications interface. Two Serial Control Modes are available. One mode is a two wire I2C bus interface. The other serial mode is a three wire, synchronous serial peripheral interface (SPI). In both cases the Z86129/130/131 acts as a slave device. This port is the path for setting the configuration and operational modes of the device. It is also the port for outputting the recovered XDS data and for inputting the OSD data for display. Five pins are dedicated to the control port function and one additional pin can be configured to provide an interrupt output. These pins are designated as shown in Table 5. Table 5. Z86129/130/131 Serial Control Signals Signal Pin # I/O I2C SPI
Notes: SMS = Serial Mode Select High = SPI & Low = I2C SCK = Serial port clock for either Serial Mode. SDA = Serial port data for I2C Mode and Data In for SPI Mode. SDO = Serial Data Out for SPI Mode. Not used in I2C Mode. SEN = SPI Mode Enable signal. Must be High for I C Mode.
2
The Z86129/130/131 can receive or transmit data under control of the master device. The Z86129/130/131 is a slave device. Communication is initiated when the master device sends the start condition followed by the Z86129/130/131 Slave Address Read byte (29h) or Slave Address Write byte (28h). The Z86129/130/131 will respond with an Acknowledge. The I2C RD/nWR bit is the Least Significant Bit (LSB) of the I2C addresses listed below in Table 6. Table 6. Z86129/130/131 I2C Slave Addresses READ 29h WRITE 28h
1
I C Address
2
SMS 6 I 0 1
SCK 15 I CLK CLK
SDA 14 I/O Data Data In
SDO 16 O Hi-Z Data Out
SEN 4 I 1 Enable
Note: When the SMS and SEN pins are both Low, the part will be in the RESET state. Therefore the SEN pin can be used to reset the part while in the I2C mode. The SEN pin may be tied to an NRESET signal or tied High if no reset is desired.
The I2C Bus Protocol
1. Data transfer can only be started when the bus is not busy. 2. During data transfer, data transitions must not occur while the clock is High.
Bus Conditions are Defined as:
Not Busy: Data and Clock lines both High. Start: A High to Low transition of SDA line while SCK line is High. Stop: A Low to High transition of SDA line while SCK line is High. Acknowledge: When addressed, the receiving device must output an acknowledge after the reception of each byte. The master device must generate the clock for the acknowledge bit. Acknowledge is SDA=Low. Not Acknowledge (NACK) is SDA=High. Data: The data (SDA) is output by the transmitting device on the falling edge of SCK, MSB first. The receiving device will read the data, MSB first, on the rising edge of SCK. Communication with the Z86129/130/131 is initiated when the master device sends the Z86129/130/131 slave address following a start condition. The Z86129/130/131 has a preset, single, seven-bit slave address. The Z86129 will respond with an acknowledge. The eighth bit of the slave address is driven High for Read operations and Low for Write operations.
When the Vertical Lock = VIDEO, the VIN/INTRO (pin13) is configured as an output, providing the INTRO signal. This interrupt operation is available in either serial control mode. The Z86129/130/131 is able to interrupt on the occurrence of any of several events. The master device will clear the interrupt by writing to the Interrupt Request Register.
I2C Bus Operation
The serial control mode in use is selected by the state of the SMS pin. When SMS is set Low, the Z86129/130/131 will be in the I2C mode. In this mode, the Z86129 also supports a bidirectional two wire bus and data transmission protocol. The bus is controlled by the master device, which generates the serial clock (SCK), controls the bus access and generates the Start and Stop conditions. The SDA pin is the bidirectional Data line. In this mode the SDO output is not used and the pin will be in its high impedance state.
DS96TEL0200
19
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
SERIAL COMMUNICATIONS INTERFACE (Continued) Writing to the I2C Bus
All write commands are either one or two byte commands. The Z86129/130/131 is enabled when a Start condition followed by its Slave Address Write byte is received. It will be disabled once it deems the command to have been completed or by a Stop condition. A new Start condition without a Stop condition will begin a new sequence. Therefore, successive commands may be executed by successive strings of "Start-Slave Address-Command" sequences without any intervening Stop condition being sent. Notes: The number of data bytes to be received by the Z86129/130/131 is inherent in the command and the Z86129/130/131 will respond with the acknowledge signal only for the number of bytes expected. If the master writes more bytes than expected, there will be no acknowledge for the extra bytes. A write to the Z86129/130/131 should always be preceded by executing a Status read to verify that the Z86129/130/131 is not busy. The Status register data is output immediately following the reception of the Slave Address Read. If the RDY bit is set, the master device can initiate its write sequence, always beginning with the Start condition. The first byte of a two byte command is always written first. An example of the master's sequence for writing a two byte command (after RDY had been checked) would be: Start-Slave Address Write/Slave ACK-CMD (master)/ Slave ACK-DATA (master)/Slave ACK-Stop. I2C-Two Byte Write (Command & Data)
STRT SLAVE ADDR (WRITE=28h) WRITE CMD WRITE DATA STOP
Reading Data Using the I2C Bus
With the exception of the Serial Status (SS) register, which may be read at any time, each read operation must be set up before the data can be read from the serial output registers of the Z86129/130/131. Data is set up for a read operation either automatically or manually. XDS data reads are set up automatically upon recovery by setting a valid XDS FILTER register selection. All other data read operations must be set up manually using the READ SELECT commands RDS1 and RDS2. These commands load the selected data byte or pair of bytes into the serial output register(s), set the SS register RD2 bit according to the number of data bytes requested and set the SS register DAV bit to indicate availability of data. The Z86129/130/131 I2C Bus supports one, two and three byte read sequences. All read sequences output the SS register as the first output byte. If the serial status DAV bit is set, a two or three byte read sequence can then be initiated, beginning with a new STRT condition. If the DAV bit is not set, the I2C master device should not attempt to read any data bytes or the desired data can be lost from the Z86129/130/131output registers. The number of data bytes available is indicated by the state of the RD2 bit of the serial status. In a typical read operation the status byte is read and the DAV and RD2 bits are examined. If one or two data bytes are available they are read in sequence separated by acknowledges. Note: In all I2C Read operations (one, two, and three byte as defined in Figure 10) the last byte read from the Z86129/130/131 should be acknowledged by the master with a NACK (Not ACKnowledge). It is also necessary to read all available data in a read operation to clear the DAV bit and permit subsequent reads. DAV is cleared by the master clocking out the eighth bit of the last data-byte read. DAV is never cleared by just reading the SSB (onebyte read) alone. All data is output MSB first.
I2C-One Byte Write (Command)
STRT SLAVE ADDR (WRITE=28h) WRITE CMD STOP
Note: Status Register RDY bit must be read and checked prior to the STRT condition of either WRITE sequence above. See One Byte Read (Status Only) in Figure 10 for more information on reading the Status Register.
Figure 9. I2C Bus WRITE (Command)
20
DS96TEL0200
PRELIMINARY The master's sequence for reading two data bytes (total of three bytes including SSB) from the Z86129/130/131 is given as: Start-Slave Address Read/Slave ACK-SS Byte/Master ACK-Byte (slave)/Master ACK-Byte (slave)/Master NACKStop I2C-One Byte Write (Status Only)
STRT SLAVE ADDR (READ=29h) SERIAL STATUS (SSB) STOP NACK
Z86129/130/131 NTSC Line 21 Decoder
Start Condition. A High-to-Low transition of SDA with SCK High is a start condition which must precede any other command. Stop Condition. A Low-to-High transition of SDA with SCK High is a stop condition which terminates all communications. Acknowledge. All address and data words are serially transmitted to and from the Z86129/130/131 in eight bit words. A ninth bit time is used for the acknowledge. The acknowledging device does so by pulling the SDA bus Low during the ninth bit. A Not Acknowledge (NACK) is given by SDA=High during the ninth clock time.
1
I2C-Two Byte Read (Status & Data1)
STRT SLAVE ADDR (READ=29h) SERIAL STATUS (SSB) READ DATA1 STOP NACK
tF
SCK
tHightLow
tR
I2C-Three Byte Read (Status, Data1, & Data2)
STRT SLAVE ADDR (READ=29h) SERIAL STATUS (SSB) NACK READ DATA1 READ DATA2 STOP
tSU.STA tHD.STA
SDA (IN)
tHD.DAT
tSU.DAT
tSU.STO
Note: In all I2C Read operations defined herein, the last byte read from the Z86129/130/131 must be acknowledged by the master with a NACK (Not ACKnowledge).
Figure 10. I2C Bus READ (Command) Clock and Data Transitions. The SCK and SDA bus lines are normally pulled High with a resistor. Data on the SDA bus may only change during SCK Low time periods. Data changes during SCK High periods will indicate a start or stop condition as defined in Table 7.
tAA
SDA (OUT)
tDH
tBUF
Figure 11. I2C Serial Timing
Table 7. I2C Serial Timing Min/max Symbol fSCK tLOW tHigh tR tF tAA tBUF tHD.STA tSU.STA tHD.DAT tSU.DAT tSU.STO tDH tI Parameter Clock Frequency Clock Pulse Width Low Clock Pulse Width High SDA and SCL Rise Time SDA and SCL Fall Time Clock Low to Data Out Valid Bus Free Time Start Hold Time Start Set-up Time Data In Hold Time Data In Set-up Time Stop Set-up Time Data Out Hold Time Input Filter Time Constant 4.7 4.0 - - 0.1 4.7 4.0 4.7 0 250 4.7 100 Min Max 100 - - 1.0 300 3.5 - - - - - - - 100 Units kHz s s s ns s s s s s ns s ns ns
DS96TEL0200
21
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
SERIAL COMMUNICATIONS INTERFACE (Continued)
SPI Bus Operation When the SMS pin is High the Z86129/130/131 will be in the SPI serial control mode. The clock line should be tied to the SCK pin. The DATA IN signal and DATA OUT signal from the master device should be connected to the SDA and SDO pins respectively. The SEN pin is used to select the Z86129/130/131 when there are multiple peripherals on the bus. As noted above, when both the SMS and SEN pins are Low, the part is in the RESET state. When the SPI bus is used in a dedicated fashion between the master and the Z86129/130/131, both the SEN and SMS pins would be tied High. The RESET function would require that both of these pins be tied to the NRESET signal. To ensure synchronization, the master should send the serial synchronization signal after the reset is released. When the SPI mode is used in a multiple peripheral environment, the SEN pin is used as the Z86129/130/131 enable signal. SMS could then be used for the NRESET signal as long as reset was only applied while SEN was Low. In this case, there would be no need for the master to send a serial synchronization string after reset if there was at least 100 ns between the end of reset and the start of port enable. A command string can be interrupted at any time and the port resynchronized by sending the Serial Sync signal or by the rising edge of SEN. The SPI bus is a three wire bus when used in a dedicated manner between the Z86129/130/131 and the master device. If other peripherals are connected to the bus, then the SEN pin must be used to place this device on the bus at the appropriate time. When SEN is Low, the SDO pin will be tri-state and transitions on the SCK and SDA pins will be ignored. If data output is not required from the Z86129/130/131, then control can be accomplished using only the SCK and SDA pins. Since this type of operation precludes the ability to check the RDY bit, it is very important that commands be spaced by at least two frames (133 sec) to ensure that one command has been executed before initiating another. The bus is controlled by the master device, which generates the serial clock (SCK) and initiates all actions. Clocking data in on SDA will simultaneously produce data out on SDO. The master should always check for the appropriate handshake signal before executing any command other than NOP. Writing to the part requires that the RDY bit be set while reading from the part requires checking the SS register to see if the DAV bit is set. Both of these bits are contained in the Serial Status (SS) register. Writing to the Z86129/130/131 will concurrently output the contents of the SS register, MSB first, unless other data is being output as a result of one of the READ commands. If it is desired to read the SS without executing a command, the NOP command can be written at any time, even if the serial status RDY bit is not set. The RDY status bit is driven onto the SDO pin between command transmissions. The controlling MCU can test the state of this pin without clocking in order to determine if subsequent serial transfers are possible. The DAV bit can only be checked by outputting the contents of the SS register. Writing to the SPI Bus All write commands are either one or two byte commands. The number of data bytes to be received by the Z86129/130/131 is inherent in the command. If the master writes more bytes than expected, the command may be overwritten or corrupted by the extraneous bytes. A write to the Z86129/130/131 should always be preceded by executing a Status read to verify that the device is ready. The serial status is output by the device concurrent with the input of any command byte. If the RDY bit of the serial status register is set, the master device can write a new command. The command and data bytes are written MSB first. The first byte of a two byte command is sent first. The bits are clocked into the Z86129/130/131 by placing the data on the SDA input and bringing SCK High. Reading Data Using the SPI Bus With the exception of the SS read, each read operation must be set up before the data can actually be read from the serial output registers of the device. Data is set up for a read operation either automatically or manually. XDS data is set up for READ automatically upon recovery by setting a valid XDS FILTER register selection. All other data read operations must be set up manually, using the READ SELECT commands RDS1 and RDS2. These commands load the selected data byte or pair of bytes into the serial output registers, set the SS register RD2 bit according to the number of data bytes requested and set the serial status DAV bit to indicate availability of data. The Z86129/130/131 SPI Bus supports two and three byte read sequences. In SPI mode, the SS must be read before a read sequence is started so that the DAV and RD2 bits can be checked. The number of data bytes available is indicated by the state of the RD2 bit. The special command READ1 or READ2 is then used to read the one or two available data bytes. The serial status is clocked out during
22
DS96TEL0200
PRELIMINARY the write of the READ1 or READ2 command. The data byte or bytes are then clocked-out in sequence, MSB first, while NOP commands are written into the device. Data bits are clocked-out on the rising edge of SCK. All available data bytes must be read to clear the DAV bit and permit subsequent reads. The SPI Bus Protocol 1. The first bit of the first output byte is driven out on SDO following the rising edge of SCK on the last bit (LSB) of the READ1 or READ2 command. 2. Three-wire bus with Clock signal on SCK pin, Serial Data Input on SDA pin and Serial Data Output on SDO pin.
Z86129/130/131 NTSC Line 21 Decoder
3. SEN pin Low disabled the port, placing SDO in tristate. Signal transitions on SCK and SDA are ignored. 4. SEN pin High enables the port for operation. 5. SEN and SMS pins Low is a hardware reset for the part. These pins must be held Low for at least 100 ns. 6. Serial synchronization can be established by clocking in the minimum required SSR string of FFh, FFh, FEh. More than two bytes of FFh may be input but the string must end with FEh.
1
COMMANDS Serial Port Commands
The majority of the Z86129/130/131 commands are common to both the I2C and SPI modes. In the I2C mode, the commands must be contained within the Start-Slave Address-etc. sequence. Note: In the following Command descriptions, the letter 'h' following a command code designates Hexadecimal notation. SSB byte of FEh. At the end of the FEh byte the port is ready for use. Table 8. Basic Serial Commands Serial Command Command Code RESET FBh, FCh, 00h NOP 00h SSB FFh,...FFh,FEh Notes SPI or I2C SPI or I2C SPI mode only
Reset
RESET = FBh, FCh, 00h. RESET is a three byte command sequence in SPI or I2C mode. The RESET command will establish all the specified default settings in the device, but it will not reset the serial port itself. This sequence can be entered without RDY being set.
Caption/Text Display Mode Commands
CPTX = 10h-1Fh. Caption and Text display mode commands. These commands select the desired Line 21 data stream (Closed Caption or Text) for display.
Bit CM7 0 R/W CM6 0 R/W CM5 0 R/W CM4 1 R/W CM3
FLD
CM2
CM1
CM0
No Operation
NOP = 00h. NOP is a one-byte command for use in SPI or I2C mode. The NOP command does not affect the status of the RDY bit in the Serial Status (SS) register and can be executed independent of the RDY status.
LANG CPTX DONOF
R/W
R/W
R/W
R/W
Figure 12. CPTX-Caption/Text Display (CPTX = 10h-1Fh) Caption and Text display commands are one byte commands. A data channel can be selected for display with the display either enabled (DEC ON) or disabled (DEC OFF). All these commands will turn off an active XDS display mode. Table 9 summarizes the device's
Serial Sync Bytes
SSB = FFh,....,FFh,FEh. Serial Sync Bytes are used in SPI mode only. This command actually consists of a string of single-byte commands in the form FFh,....FFh,FEh. SPI mode communications can be synchronized by sending a synchronizing data string to the part. This string should consist of at least two SSB bytes of FFh followed by one
DS96TEL0200
23
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
COMMANDS (Continued)
Caption and Text display modes and the proper command code to activate them: Table 9. Caption and Display Commands CPTX Command CC1 CC2 CC3 CC4 T1 T2 T3 T4 CPTX Command Code Decoder ON Decoder OFF 17h 16h 15h 14h 1Fh 1Eh 1Dh 1Ch 13h 12h 11h 10h 1Bh 1A 19h 18 RDS1 = 40h-47h. RDS1 is a one-byte command used to initiate a one-byte read sequence by moving the contents of the register identified by the address field (AD00:02) of the command to the output register. Addresses 0h-7h are valid in the RDS1 command field AD00:02.
Bit CM7 0 W CM6 1 W CM5 0 W CM4 0 W CM3 CM2 0 W CM1 CM0
AD02 AD01 AD00 W W W
Figure 13. RDS1-Read One Byte (RDS1 = 40h-47h) RDS2 = 60h-66h. RDS2 is a one byte command which is used to initiate a two byte read sequence by moving the contents of the two consecutive registers, starting with the one identified by the address portion of the command (AD00:AD02), to the output registers and setting the RD2 bit in the SS register. Only Addresses 0h-6h are valid in the RDS2 command field AD00:02.
Bit 7 0 W 6 1 W 5 1 W 4 0 W 3 0 W 2 1 0
XDS Display Mode and 16 Second Erase Timer Commands XDS DISP = 20h-27h. XDS Display commands are one byte commands. These commands control the selection of XDS display modes and the state of the 16 Second Erase Timer. The 16 Second Erase Timer is active only for Caption and XDS display modes. The 16 Second Erase Timer has no affect on TEXT mode displays Table 10. XDS Display Commands XDS Display Command XDSG XDSF 16 Second Erase Timer XDS Display Command Code 16 Sec Tmr ON 16 Sec Tmr OFF 23h 27h 21h 25h 20h 24h
AD02 AD01 AD00 W W W
Figure 14. RSD2-Read Two Bytes (RDS2 = 60h-66h) Note: For XDS data recovery, when the XDS Filter Register (see Internal Register section) is enabled for the desired packets, the Z86129/130/131 will automatically establish the two byte recovery mode and move the recovered data bytes to the output register.
Note: Changing the ON/OFF state of the 16 Second Erase Timer has no affect on the current display mode in operation.
Read And Write Commands
Read Selects. There are two Read Select commands (RDS1 and RDS2) in the Z86129/130/131. Each command is one byte in size and indicates that a read should take place. RDS1 specifies that one byte will be read from the Z86129/130/131. Likewise, RDS2 indicates that two bytes will be read.
24
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
Reading Data From The Z86129/130/131
READ1 = F8h: Command to read one byte in the SPI mode. READ2 = F9h: Command to read two bytes in the SPI mode.
Bit 7 1 W 6 1 W 5 1 W 4 1 W 3 1 W 2 0 W 1 0 W 0 RD2 W
B in that order. If the instruction being executed is a onebyte read, then buffer A contains the read data and buffer B contains all ones.
Writing to the Z86129/130/131
WRxx = C0h-DFh
Bit 7 1 W 6 1 W 5 0 W 4 3 2 1 0
1
AD04 AD03 AD02 AD01 AD00 W W W W W
Figure 15. READx-Read x Bytes (READ1/2 = F8h/F9h) The READx commands do not affect the status of the RDY bit in the Serial Status (SS) register and can be executed independent of the RDY status. In both serial communications modes, the DAV bit in the SS register indicates when data is available. When the RD2 bit is Low, DAV is cleared on the rising edge of SCK at the LSB of the first data byte. When the RD2 bit is High, DAV is cleared on the rising edge of SCK at the LSB of the second data byte. The RD2 bit is only valid if DAV is High. Reading in the I2C mode is selected by the R/NW bit in the Slave Address byte. The first byte after the Slave Address byte will be SS followed by the data in output buffers A and
Figure 16. WRxx-Write Register xx (WRx = C0h-DFh) The WRITE commands require two bytes to execute. The first byte is the write command and includes the Z86129 register address (AD00:04) being written. The second byte will be the data to be written. OSD Display Mode Commands OSD commands are one and two byte commands. They are used to control the loading of data for OSD display and their presentation to the screen. Normally OSD display mode uses 15 TV lines per display row to enhance the screen appearance. The following tables summarize the single- and two-byte control commands for the Z86129/130/131 On-Screen Display.
Table 11. Single-Byte OSD Display Mode Commands (Z86129 Only) Command Name RETURN CLRE TEXTSET POPSET FLIP OEDM OENM Code 30h 31h 32h 33h 36h 37h 38h Command Function Carriage return for OSD when in TEXTSET mode OSD equivalent of delete to end of row (DER) Establishes a TEXT type of OSD display Establishes a pop-on type of OSD display OSD equivalent of pop-on caption end of caption (EOC) OSD equivalent of erase displayed memory OSD equivalent of erase non-displayed memory
DS96TEL0200
25
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
COMMANDS (Continued)
Table 12. Two-Byte OSD Display Mode Commands (Z86129 Only) Command Name POP ROW SEL (with Double High Option) PHYS ROW SEL CURSOR SET WRITE CHAR WRITE MAP First Byte A0h Second Byte rrh Command Function Sets display row and moves cursor to char column 1. The low order nibble of rr designates the display row. Bit 5 of rr specifies a Double High row. For example: rr = 0Eh would select display row 14. rr = 23h would select display row three, Double High. Sets the physical row, where the low order nibble of rr designates the physical row. rr can be any value from 00h to 0Fh. Places the cursor at the character column position designated by cc, which can be any value from 00h to 20h (column 0-32). Zero is the PAC space. Writes the data byte dd to the current cursor location and then increments the cursor. Maps the current physical row to the display row designated by the low nibble of the rr byte. Bit 4 of rr = 1 enables display of the row. Bit 5 of rr = 1 indicates a double High row. Same as A3 command but specifies a double wide character. Sets the RDY bit of SS and then suspends serial command execution for approximately the number of frames designated by the nn byte. The two-byte commands GRAPHICS and EXTENDED above can be used to switch from the Graphics Characters to the Extended Characters and vice versa. An OSD screen can only use one set at a time.
A1h A2h A3h A4h
rrh cch ddh rrh
WRITE CHAR DBL WIDE WAIT
A5h A6h
ddh nnh
Figure 17 shows the two different character sets, Graphics or Extended, that share the address space C0h-FFh. The Graphics Character set is in force when the OSD display is in Drop Shadow mode (the default condition).
26
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
1
Figure 17. Z86129 Graphics or Extended Character Set
DS96TEL0200
27
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
INTERNAL REGISTERS
Information controlling the setup and operation of the Z86129/130/131 are maintained in several registers. The user may read or alter the contents of these registers as required. Serial Status (SS) Register Address = Not Rqd.
Bit D7
RDY
D1-MONO. Selects monochrome operation. Active High, indicating that character luminance will be output on all three color pins (RGB). The default is Low, selecting COLOR operation. D2-HLK. Selects the horizontal signal source to be used to lock the VCO: Low = Internal, High = HIN. The default is Internal. D3-VLK. Selects the vertical signal source to be used to establish vertical sync lock: Low = Internal, High = VIN. The default is Internal. When Internal lock is enabled the VIN/INTRO pin will default to the INTRO output mode. Interrupts should not be selected in the Interrupt Mask register if VLK mode is used. D4-D7. Reserved Display Register Address = 01h
Bit D7
O15
D6
DAV
D5
RD2
D4
D3
D2
D1
D0 LOCK R
WOVR INTR ROVR FLD
R
R
R
R
R
R
R
Figure 18. Serial Status Register (Address not required) D0-LOCK. Active High, indicating that the internal sync circuits are locked. May be used as an indication of the presence of a video signal. D1-FLD. Signals the current video field. Low = Field 2, High = Field 1. D2-ROVR. Active High, indicating that the data available in the output buffer has not been read out and new data has been written over it. D3-INTR. Active High, indicating that an interrupt other than DAV is pending. D4-WOVR. Active High, indicating a serial input data overrun. D5-RD2. Signals the number of bytes available for output. Low = 1 byte, High = 2 bytes. D6-DAV. Active High, indicating that data is available to be read out. D7-RDY. Active High, indicating that the port input buffer is empty. Only the NOP, RESET and READ instructions may be sent if RDY is Low. Configuration Register Address = 00h.
Bit D7
res
D6
D5
D4
C15
D3
D2
D1
T15
D0
TDRP
ODRP CENH
CDRP TENH
R/W
R/W
R/W
R/W R/W
R/W
R/W
R/W
Figure 20. Display Register (Address = 01h) D0-TDRP. Selects Drop Shadow or Full Box in TEXT mode: High = DROP SHADOW and Low = BOX. The default is Low. D1-T15. Selects the number of TV lines per character row in a TEXT display: High = 15 lines/row and Low = 13 lines/row. The default is Low. D2-TENH. Enables Enhanced Attributes for a TEXT display: High = Disabled, Low = Enabled. The default is Low. D3-CDRP. Selects Drop Shadow or Full Box in CAPTION mode: High = DROP SHADOW and Low = BOX. The default is Low. D4-C15. Selects the number of TV lines per character row in a CAPTION display: High = 15 lines/row and Low = 13 lines/row. The default is Low. D5-CENH. Enables Enhanced Attributes for a CAPTION display: High = Disabled, Low = Enabled. The default is Low. Note: OSD and XDS display modes always have Enhanced Attributes enabled.
D6
res
D5
res
D4
res
D3
VLK
D2
HLK
D1
MONO
D0
TVS
R/W
R/W
R/W
R/W
Figure 19. Configuration Register (Address = 00h) D0-TVS. Selects the television standard. High selects PAL and Low selects NTSC. The default is NTSC. When PAL is selected the display defaults to 15 TV scan lines per display row.
28
DS96TEL0200
PRELIMINARY D6-ODRP. Selects Drop Shadow or Full Box in the OSD and XDS display modes: High = DROP SHADOW and Low = BOX. The default is High. D7-O15. Selects the number of TV lines per character row in the OSD and XDS display modes: High = 15 lines/row and Low = 13 lines/row. The default is High. H Position Register Address = 02h
Bit D7 D6 D5 D4 D3 D2 D1 D0
Z86129/130/131 NTSC Line 21 Decoder
Line 21 Activity Register Address = 04h
Bit D7
res
D6
res
D5
res
D4
res
D3
res
D2
res
D1
XDS
D0
SCH
1
R
R
Figure 23. Line 21 Activity Register (Address = 04h) D0-SCH. Indicates data being processed in the Data Channel selected for display. Will become inactive if no data is received for the selected channel within the previous 16 seconds: High = Active, Low = Inactive. The reset state is Low. D1-XDS. Indicates XDS data is being processed. Will become inactive if no XDS data is received within the previous 16 seconds: High = Active, Low = Inactive. The reset state is Low. D2-D7. Reserved. XDS Filter Register Address = 05h
Bit D7 D6 D5 D4
PUBL
BLUBX HPO
h5
R/W
h4
R/W
h3
R/W
h2
R/W
h1
R/W
h0
R/W
R/W
R/W
Figure 21. H Position Register (Address = 02h) D0-D5-h0-h5. Used to set the Horizontal Timing of the display. The default value in this register is 26h. Each count change represents an incremental timing change of 330 ns. Decreasing the value of this field moves the display to the RIGHT. Conversely, increasing the value of this field moves the display to the LEFT. D6-HPO. Set the polarity to be used for locking to the HIN signal when in the EXT HLK mode: Low = Rising Edge, High = Falling Edge. The default is Low. D7-BLUBX. Designates color of BOX: High = Blue Box and Low = Black Box. The default is Low. Text Position Register Address = 03h
Bit D7 D6 D5 D4 D3 D2 D1 D0
D3
D2
D1
D0
s2
R/W
s1
R/W
s0
R/W
MISC CHAN FUTR CURR
R/W
R/W
R/W
R/W
R/W
Figure 24. XDS Filter Register (Address = 05h) D0-CURR. Selects Current Class packets for output through the Serial Control port when XDS recovery has been enabled. D1-FUTR. Selects Future Class packets for output through the Serial Control port when XDS recovery has been enabled. D2-CHAN. Selects Channel Information Class packets for output through the Serial Control port when XDS recovery has been enabled. D3-MISC. Selects Miscellaneous Class packets for output through the Serial Control port when XDS recovery has been enabled. D4-PUBL. Selects Public Service Class packets for output through the Serial Control port when XDS recovery has been enabled.
y3
R/W
y2
R/W
y1
R/W
y0
R/W
x3
R/W
x2
R/W
x1
R/W
x0
R/W
Figure 22. Text Position Register (Address = 03h) D0-D3-x0-x3. Sets the Number Of Rows in the TEXT display. The default is 15 rows. D4-D7-y0-y3. Sets the Base Row of the TEXT display. The default value in this register is set to FFh, which produces a 15-row display with base row 15. Entering a new value in this register can alter the size and placement of the TEXT display. For example, to produce an 8 row TEXT display with a base row of 12, this register should be set to C8h. If the value of the x and y bits result in a display where TEXT rows are off the top of the screen, then the first row of the TEXT display will start in row 1 and have the number of rows determined by the x value.
DS96TEL0200
29
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
INTERNAL REGISTERS (Continued)
D5-D7-s0-s2. Selects a set of secondary parameters, tabulated below, to be used in filtering the XDS data when XDS recovery has been enabled. Table 13. XDS Secondary Filter Settings Secondary Filter All Time Information In Band Only Program Rating (Note #4) VCR Information Reserved Reserved Reserved Filter Value (s0:s2) 0h 1h 2h 3h 4h 5h 6h 7h D3-dLOK. Active High, indicating that the state of the LOCK signal has changed. The SS register must be read to determine the current state. D4-dSCH. Active High, indicating that a change in selected channel activity has occurred. The Line 21 Activity register must be read in order to determine if the selected data channel is active. D5-dXDS. Active High, indicating that a change in XDS activity has occurred. The Line 21 Activity register must be read to determine if XDS data is active. D6-dCAP. Active High, indicating that a change in a caption data channel activity has occurred. The Caption Activity Register (Address 08h) must be read to determine exactly which caption channels are now active. D7-dTXT. Active High, indicating that a change in a TEXT data channel activity has occurred. The Caption Activity Register (Address 08h) must be read to determine exactly which TEXT channels are now active. Note: Except as noted for the case of D1 and D2 above, the master device must write a 1 to the appropriate bit in the Interrupt Request Register to clear the Interrupt. Writing a 1 to any valid bit position the Interrupt Request Register is equivalent to CLEARing a interrupt request on that bit. Interrupt Mask Register Address = 07h
Bit D7 D1
DLE
Notes: 1. Setting this register to 00h turns XDS data recovery off. Setting bits D0 through D4 enables XDS data recovery for the Classes selected as qualified by the Secondary Filter (bits D5-D7). If Bits D0-D4 are all set to 1, all Classes of XDS data will be output (even Reserved and Undefined). 2. The Time Information Only selection includes the Time of Day (TOD) and Local Time Zone (LTZ) packets. 3. VCR Information will select TOD, LTZ, Net ID, Local Call Letters, Impulse Capture, Tape Delay, Composite 2 and Out of Band Channel Number packets for recovery. 4. Program rating filter available on Z86129 and Z86130 only.
Interrupt Request Register Address = 06h
Bit D7 D6 D5
dXDS
D6
dCAP
D5
dXDS
D4
D3
D2
EOF
D1
DLE
D0
DAV
D4
dSCH
D3
dLOK
D2
EOF
D0
res
dTXT
dSCH dLOK
dTXT dCAP
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
Figure 26. Interrupt Mask Register Address = 07h This register identifies which activities in the Interrupt Request Register will be used to cause an interrupt. Setting a bit to a 1 enables the interrupt when the corresponding event becomes active. Setting all bits of this register to zero disables interrupts.
Figure 25. Interrupt Request Register (Address = 06h) D0-res. Reserved. D1-DLE. Active High, indicating that the data line has ended. This bit will clear in each field a few lines after row 15. D2-EOF. Active High, indicating that the video signal is currently at the end of a field. This bit will clear in each field a few lines after row 15.
30
DS96TEL0200
PRELIMINARY Caption Activity Register Address = 08h
Bit D7
T4
Z86129/130/131 NTSC Line 21 Decoder
D6
T3
D5
T2
D4
T1
D3
CC4
D2
CC3
D1
CC2
D0
CC1
R
R
R
R
R
R
R
R
Figure 27. Caption Activity Register (Address = 08h) D0-D7-Activity Bits. Activity bits for Line 21 data channels CC1-T4. Each bit will be set High when a mode setting command for its data channel has been received on Line 21. The bit will be cleared to the Low state if no activity is detected in that data channel during the next 12-16 seconds or if there is a loss of lock.
CAUTION: When XDS data recovery is enabled, the external controller should never perform any other read operation, except SS reads, in the beginning of field 2. This is most easily accomplished by using the end of field (EOF) or data line end (DLE) interrupt to locate the end of field 2 or the vertical blanking interval (VBI) of field 1, and then perform the READ SELECT and READ functions during this portion of the video frame. Commands other than READ SELECTS will not interfere with XDS data recovery regardless of their position in the video frame. Some examples of Z86129/130/131 WRITE commands that could be used to set the XDS Filter Register are shown below. The XDS Filter Register bit assignments are defined in the Z86129 Internal Register section of this specification. Table 14. XDS Data Extraction Example Filter Settings {Write CMD, Filter Code} {C5,41} {C5,61} XDS Filter Output All In Band, Current Class packets recovered. Program Rating, Current Class packets recovered
Note: This Filter May be Used for V-CHIP Data Packet Recovery (Z86129 and Z86130 only).
1
XDS Data Recovery
The Z86129/130/131 is able to recover Extended Data Services (XDS) information from the input video signal. This data, formatted according to EIA-608, can contain a wide variety of information about current and future programs, the channel currently tuned, other channels and miscellaneous data including time of day. XDS data is only present in the even field. The Z86129/130/131 can recover XDS data even while performing its normal caption decoder or OSD functions. XDS data packets are tagged according to a Class/Type system defined by EIA-608. The Z86129/130/131 can be programmed to filter the XDS data stream to extract only the classes of interest to the application. An additional level of filtering is provided that permits selection of certain groups of packets that are of use in specific applications. XDS filtering reduces the traffic on the serial bus, reduces the load of the TV/VCR control processor and simplifies external XDS decoding. XDS data recovery is enabled by selecting one or more classes in the XDS Filter register. Optionally, a secondary filter code can be specified which further limits the packets to be recovered. Once XDS recovery is enabled filtered data pairs will be loaded into the serial output registers of the Z86129/130/131 immediately upon receipt and in the order received. The DAV and RD2 bits of the Serial Status (SS) register will then go High, indicating the availability of two output bytes. The external TV control processor does not need to send a READ SELECT command in order to read these data bytes. When the XDS Filter register is set to 00h (the default state) XDS recovery is disabled. {C5,1F} {C5,01} {C5,28}
All XDS packets recovered. All Current Class packets recovered. Time information recovered. This Filter will extract the Time of Day (TOD) and Local Time Zone (LTZ) packets from the Miscellaneous Class data.
Note: This Filter May be Used to implement Auto Clock-Setting in TVs, and VCRs
{C5,9F}
VCR Information recovered. Will select TOD, LTZ, Net ID, Local Call Letters, Impulse Capture, Tape Delay, Composite 2 and Out of Band Channel Number packets for recovery.
Filtered XDS Data Format
Filtered XDS data is output from the Z86129/130/131 in the order it is received on Line 21. In other words, think of the Z86129/130/131 XDS filter function as creating a new, smaller stream of XDS data packets. This new data stream will look exactly as though the Class and Type specified in the XDS Filter Register (05h) are the only data encoded on Line21 of field 2. The filtered data output from the Z86129/130/131 will be in full compliance with EIA-608 specifications for XDS data streams; headers and control codes intact. See Note paragraph below for a special exception to this rule.
DS96TEL0200
31
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
INTERNAL REGISTERS (Continued)
XDS data and header information (including START, CONTINUE, and END commands) are passed through the filter for the XDS class and type specified in the XDS Filter Register. All other Line 21 data is filtered out and will not be output, or used to generate a data available flag (DAV) in the Serial Status Register. To properly read filtered XDS data from the Z86129/130/131, the master device must first write the XDS Filter Register (05h) with its desired XDS Class and Type information. For example, in order to extract ONLY the Line 21 Program Rating information, the master must write the value 61h to the XDS Filter Register. The master should then poll the state of the DAV bit in the SSR until DAV = 1. As soon as DAV=1, the master may initiate a 3-byte read in the normal manner (XDS data bytes always arrive in pairs, so it is safe to assume that RD2=1 when DAV=1 in the SSB). A 3-byte read always yields two data bytes, which in this case will be the first two bytes of the Current Class, Program Rating Type XDS data stream encountered on Line21 field 2. The master device must then interpret those two bytes according to EIA-608 specifications for Current Class, Program Rating Type data. Refer to EIA-608 for data formats. The XDS filters on the Z86129/130/131 greatly reduce the amount of field 2 data passed on to the master device for further processing and interpretation. However, the master device must still interpret the filtered data stream in accordance with EIA-608. The filtered data stream from the Z86129/130/131 will be in full compliance with EIA608. In other words, the filtered data stream will contain all the XDS command and data packets, in standard EIA-608 format, but only for the selected XDS Class and Type(s). Note: The Z86129/130 XDS filter for Program Rating information behaves differently than all other Z86129/130 predefined XDS filters. This change has been made to minimize the amount of data passed through the Program Rating XDS filter, thereby minimizing the interpretation and communications load on the master device. When the XDS Filter Register is set to 61h (Class=01h (Current), Type=05h (Program Rating) the only data from Line 21 field 2 that will pass through the filter is: 1. Program Rating Packet: [xxh,00h]. The Current Class Program Rating data byte pair as defined in EIA-608. The program's rating is encoded per EIA-608 in the byte xxh. 2. The END Packet [0Fh,CHKSUM]. A two-byte packet that includes a CHKSUM computed per EIA-608. The checksum calculation includes the START packet [01h,05h] even though this value was not passed through the filter.
32
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
Z86129 COMMANDS AND REGISTER SUMMARY
Table 15. Z86129 Summary of Control Commands Cmd. Name RESET Cmd. Code FBh,FCh,00h Function RESET is a three-byte command sequence in SPI or I2C mode. The RESET command will establish all the specified default settings in the device, but it will not reset the serial port itself. This sequence can be entered without RDY being set.
1
NOP
00h
SSB
CPTX DISP RDS1
RDS2
READ1 READ2 WRxx
NOP is a one-byte command for use in SPI or I2C mode. The NOP command does not affect the status of the RDY bit in the Serial Status (SS) register and can be executed independent of the RDY status. FFh,...Fh,FEh Serial Sync Bytes are used in SPI mode only. This command actually consists of a string of single-byte commands in the form FFh,....FFh,FEh. SPI mode communications can be synchronized by sending a synchronizing data string to the part. This string should consist of at least two SSB bytes of FFh followed by one SSB byte of FEh. At the end of the FEh byte the port is ready for use 10h-1Fh Selects a Closed Caption (CC1-CC4) or TEXT (T1-T4) data channel for processing or display 20h-28h Selects a preprogrammed XDS screen template for display, with or without 16 Second Erase timer enabled 40h-47h RDS1 is a one-byte command used to initiate a one byte read sequence by moving the contents of the register identified by the address field (AD00:02) of the command to the output register. Addresses 0h-7h are valid in the RDS1 command field AD00:02. 60h-66h RDS2 is a one-byte command which is used to initiate a two-byte read sequence by moving the contents of the two consecutive registers, starting with the one identified by the address portion of the command (AD00:AD02), to the output registers and setting the RD2 bit in the SS register. Only Addresses 0h-6h are valid in the RDS2 command field AD00:02. F8h Command to read one byte in the SPI mode. F9h Command to read two bytes in the SPI mode. C0h-DFh, XXh The WRITE commands require two bytes to execute. The first byte is the write command and includes the Z86129 register address (AD00:04) being written. The second byte (XXh) will be the data to be written.
DS96TEL0200
33
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
Z86129 COMMANDS AND REGISTER SUMMARY (Continued)
Table 16. Z86129 OSD Display Mode Commands Cmd. Name RETURN CLRE TEXTSET POPSET FLIP OEDM OENM POP ROW SEL (with Double High Option) PHYS ROW SEL CURSOR SET WRITE CHAR WRITE MAP Cmd. Code Function 30h 31h 32h 33h 36h 37h 38h A0h,rrh Carriage return for OSD when in TEXTSET mode OSD equivalent of delete to end of row (DER) Establishes a TEXT type of OSD display Establishes a pop-on type of OSD display OSD equivalent of pop-on caption end of caption (EOC) OSD equivalent of erase displayed memory OSD equivalent of erase non-displayed memory Sets display row and moves cursor to char column 1. The low order nibble of rr designates the display row. Bit 5 of rr specifies a Double High row. For example: rr = 0Eh would select display row 14. rr = 23h would select display row three, Double High. Sets the physical row, where the low order nibble of rr designates the physical row. rr can be any value from 00h to 0Fh. Places the cursor at the character column position designated by cc, which can be any value from 00h to 20h (column 0-32). Zero is the PAC space. Writes the data byte dd to the current cursor location and then increments the cursor. Maps the current physical row to the display row designated by the low nibble of the rr byte. Bit 4 of rr = 1 enables display of the row. Bit 5 of rr = 1 indicates a Double High row. Same as A3 command but specifies a Double Wide character. Sets the RDY bit of SS and then suspends serial command execution for approximately the number of frames designated by the nn byte. Sets the Graphics Character set in force. Sets the Extended Character set in force.
A1h,rrh A2h,cch A3h,ddh A4h,rrh
WRITE CHAR DBL WIDE WAIT GRAPHICS EXTENDED
A5h,ddh A6h,nnh 84h,30h 8Ch, 30h
Table 17. Summary of Z86129/130/131 Internal Registers Register Name Serial Status Register (SSR) Configuration Display H Position Text Position Line 21 Activity XDS Filter Interrupt Request Interrupt Mask Caption Activity Address None 00h 01h 02h 03h 04h 05h 06h 07h 08h D7 RDY res O15 BLUBX y3 res s2 dTXT dTXT T4 D6 DAV res ODRP HPO y2 res s1 dCAP dCAP T3 D5 RD2 res CENH h5 y1 res s0 dXDS dXDS T2 D4 WOVR res C15 h4 y0 res PUBL dSCH dSCH T1 D3 INTR VLK CDRP h3 x3 res MISC dLOK dLOK CC4 D2 ROVR HLK TENH h2 x2 res CHAN EOF EOF CC3 D1 FLD MONO T15 h1 x1 XDS FUTR DLE DLE CC2 D0 LOCK TVS TDRP h0 x0 SCH CURR res DAV CC1
34
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
ON-SCREEN DISPLAY (Z86129 Only)
OSD Operation The Z86129 has a fully programmable, general purpose OSD built in. The user can supply information for display through the serial port. In addition to all the normal and extended features of the VBI data display modes, OSD mode also has available added graphics characters, Double High and Double Wide characters and the ability to position the display anywhere on the screen with an adjustable (vertical) box size. The double-high and doublewide characters are especially useful for creating OSD screens for display inside a Picture-in-Picture (PiP) window. The OSD display mode can use either 13 or 15 lines per row, with box or drop shadow. The default is 15 scan lines per row and drop shadow. Enhanced attributes are always enabled. The 15 scan line per row display can only show 13 rows on screen when in the NTSC mode. Rows 14 and 15 will be off screen and should not be addressed. In the PAL mode all rows will be visible. The 15 scan lines per row mode display can show the full graphic characters and accented capital letters and descenders without the potential overlap that would result from the 13 scan line per row display. If the OSD display mode is changed to a 13 scan line per row mode, the top two scan lines of any graphics or accented capital letter will be "ored" together with the bottom two scan lines from the row above. In 13 line-drop shadow mode this will also result in a side shadow effect. Graphics characters should not be used in the 13 line-drop shadow mode. OSD Character Set There are 256 possible addresses in the OSD character set. Figure 28 shows the address map in the range 00hBFh. This portion of the addressable space contains the control bytes and regular character set. The address map in the range C0h-FFh is shown in Figure 17. These addresses are shared by the Extended Character set and the Graphics Character set. Any particular OSD screen can use one or the other of these sets of characters but not both. The character set in force is controlled by the type of display mode being invoked. When Drop Shadow is being used, by default, the Graphics Character set will be displayed in response to an address in the C0h-FFh range. However, if a BOX display is used, the Extended Character set is invoked. In either case the user can switch to the other set by means of the appropriate command, GRAPHICS or EXTENDED. The VIN/INTRO pin serves as the input for a Vertical Pulse from the TV receiver when V Lock = VIN mode is enabled. This permits an OSD display even when no video input is present. If this mode is not required the default state V Lock = VIDEO should be active and this pin will then carry the INTRO output signal. OSD Commands OSD commands are one and two byte commands. They are used to control the loading of data for OSD display and their presentation to the screen. Normally OSD display mode uses 15 TV lines per display row to enhance the OSD presentation. The two byte commands enable direct access to any location on the display screen. The user may construct displays of his own choosing by using these commands. Each command byte pair consists of an instruction byte followed by a data byte. (See the Sample Z86129 OSD Programs below.)
1
DS96TEL0200
35
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
ON-SCREEN DISPLAY (Z86129 ONLY) (Continued)
Figure 28. OSD Character Set
36
DS96TEL0200
PRELIMINARY Note: In this product specification one and two byte commands are written as one or two, two-digit Hex values, separated by a comma, within curly braces. For example, the WRITE CHAR command for entering the letter A as a single width character would be shown in this document as {A3,41}. This command would write the letter A to the current cursor position of the display row being addressed. Refer to Serial Communications Interface and Commands sections for further details of the serial communications and the OSD commands. The one byte commands provide a simple means of creating OSD displays using preset screen formats built into the part. These built-in modes provide the user with a simple way to generate OSD screens. Two preset display modes are available called POPSET and TEXTSET.
Z86129/130/131 NTSC Line 21 Decoder
Sample OSD Program
OSD Commands {33} Function *Select POP mode. Sets up the Z86129 internal memory organization to support POP mode. The first block of cmds will display > VIDEO in double wide chars. Each character is entered with the WRITE CHARD cmd. *Select POPROW 2, cursor at character column1 *move cursor to 0 *PAC for RED chars written in PAC location. *Double wide char ">" will display in char col 1 & 2 *Green mid code written to char col 3 *"V" written to char col 4 & 5. *"I" *"D" *"E" *"O" *The next block of cmds will display AUDIO in row 4 double width. *select poprow 4, cursor in char col 1 *cursor to char col 3 *Green mid code written to char col 3 *"A" written to char col 4 & 5. *"U" *"D" *"I"
1
{A0,02} {A2,00} {A3,08} {A5,3e} {A3,02} {A5,56} {A5,49} {A5,44} {A5,45} {A5,4f}
Using Popset
POPSET provides an OSD mode that operates in a fashion similar to the Caption Pop-on mode. The POPSET command organizes the memory into two eight row blocks, one visible on screen and the other off screen. An OSD screen can then be created by loading the off screen memory by the command sequence POP ROW SEL, WRITE CHAR .. WRITE CHAR .. POP ROW SEL .. WRITE CHAR .. WRITE CHAR. The data can then be presented for on-screen display with the FLIP command. The following is an example of a command sequence that will create an OSD screen using the POPSET mode. It creates a typical menu screen used in television receivers. It should be noted that in this document commands are written as either a one, or two byte HEX value, separated by a comma, within curly braces (i.e., a sample two-byte OSD command: {A1,00}). Note: In the sample program below, a comment field is written following the command to describe the action of the command or sequence of commands, where appropriate. The comment field is identified by an asterisk (*) and any text following the * will be taken as a "comment" in the examples that follow.
{A0,04} {A2,03} {A3,02} {A5,41} {A5,55} [A5,44] [A5,49]
Notes: *The next set of commands will display the word "TIME" in row 6 with double-wide characters. Spacing is obtained without the A2 Cursor Set command to illustrate an alternate means of column alignment.
DS96TEL0200
37
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
ON-SCREEN DISPLAY (Z86129 ONLY) (Continued)
OSD Command {A0,06} {A3,02} {A5,20} {A5,54} {A5,49} {A5,4d} {A5,45} Function * Select poprow 6, cursor in char col 1 * Green mid code written to character column 1 * Double wide space char written to character columns 2 & 3 * "T" written to char col 4 & 5. * "I" * "M" * "E" OSD Command {A5,45} {A5,44} {A5,20} {A5,43} {A5,41} {A5,50} {A5,54} {A5,49} {A5,4f} [A5,4e] * "E" * "D" *"" * "C" *"A" * "P" * "T" * "I" * "O" * "N" Function
Note: * SET UP will be displayed in row 8 using double-wide chars.
OSD Command {A0,08} {A2,03} {A3,02} {A5,53} {A5,45} {A5,54} {A5,20} {A5,55} {A5,50}
Function *Select POPROW 8 * cursor to 3 *Green characters * "S" * "E" * "T" *"" * "U" * "P"
Note: * The line, Select: ENTER EXIT: MENU, will appear in row 12, starting in character column 2. These will be displayed as single-wide characters
OSD Command {A0,0c} {A3,06} {A3,53} {A3,65} {A3,6c} {A3,65} {A3,63} {A3,74} {A3,3a} {A3,20} {A3,45} {A3,4e} {A3,54} {A3,45} {A3,52} {A3,20} {A3,20} {A3,45} {A3,78} {A3,69} {A3,74} {A3,3a} {A3,20} {A3,4d} {A3,45} {A3,4e} {A3,55} {36}
Function * select poprow c * CYAN char * "S" * "e" * "l" * "e" * "c" * "t" * ":" *"" * "E" * "N" * "T" * "E" * "R" *"" *"" * "E" * "x" * "i" * "t" * ":" *"" * "M" * "E" * "N" * "U" * FLIP cmd. Will flip memories, popping the full menu on screen.
Note: * CLOSED CAPTION displayed in row 10 using doublewide characters. The last letter, N, will appear in character column 30 and 31
.OSD Command {A0,0a} {A2,03} {A3,02} {A5,43} {A5,4c} {A5,4f} {A5,53}
Function * select poprow a * cursor to 3 * Green char * "C" * "L" * "O" * "S"
Note: * The line, Select: ENTER EXIT: MENU, will appear in row 12, starting in character column 2. These will be displayed as single-wide characters
38
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder Function * Cursor to char pos 0 * PAC sets color to Yellow, cursor moves to char pos 1 * 'T' single width, cursor moves to char pos 2 * 'h' * 'e' * 'r' * 'e' *'' * 'i' * 's' *'' * 'a' *'' * 't' * 'o' * 'r' * 'n' * 'a' * 'd' *'o' *' ' *'i' *'n' *' ' *'t' *'h' *'e' *' ' *'a' *'r' *'e' *'a' *'.' * Return moves cursor to next row, char pos 1 *'P' *'l' *'e' *'a' *'s' *'e' *' ' *'t' *'a' *'k' *'e'
Using Textset
TEXTSET features an OSD mode that will paint on the screen in a manner similar to a TEXT Mode display. The memory will be organized using the current information in the Text Position register and the display will follow the current setting in the Display register. The default display parameters for OSD are 15 lines per row, Drop Shadow mode. The TEXTSET command can be followed by successive WRITE CHAR commands interspersed with the RETURN command at the appropriate points to paint on an OSD display starting at the top of the Text window as set by the Text Position register and moving to the next line at each RETURN command. The display will scroll if a RETURN command is sent when at the bottom of the Text window. A subsequent TEXTSET command will clear the screen and generate a new OSD screen. The following example shows an OSD display generated using TEXTSET. This screen will paint on rather than pop on. Features like flash are included in the command sequence for demonstration purposes. * The TEXT display is first set to 4 rows at the bottom of the screen. OSD Command {C3,D4} {C1,80} {C2,A6} {32} Function * set Textpos reg for base row 13, 4 rows * set OSD display for BOX mode, 15 lines/row * set BOX to Blue, keep HPOS unchanged * select TEXTSET mode * The next two cmds are used for positioning and color. * cursor to char pos 5 * mid code to make Red chars. Cursor moves to 6 * mid code to start Flash, Cursor moves to 7 * 'W' double wide, char col 7,8 * 'A' double wide, char col 9,10 * 'R' double wide, char col 11,12 * 'N' double wide, char col 13,14 * 'I' double wide, char col 15,16 * 'N' double wide, char col 17,18 * 'G' double wide, char col 19,20 * ' ' double wide, char col 21,22 * Return moves cursor to next row, char pos 1
OSD Command {A2,00} {A3,0A} {A3,54} {A3,68} {A3,65} {A3,72} {A3,65} {A3,20} {A3,69} {A3,73} {A3,20} {A3,61} {A3,20} {A3,74} {A3,6F} {A3,72} {A3,6E} {A3,61} {A3,64} {A3,6F} {A3,20} {A3,69} {A3,6E} {A3,20} {A3,74} {A3,68} {A3,65} {A3,20} {A3,61} {A3,72} {A3,65} {A3,61} {A3,2E} {30} {A3,50} {A3,6C} {A3,65} {A3,61} {A3,73} {A3,65} {A3,20} {A3,74} {A3,61} {A3,6B} {A3,65}
1
{A2,05} {A3,08} {A3,B9} {A5,57} {A5,41} {A5,52} {A5,4E} {A5,49} {A5,4E} {A5,47} {A5,20} {30}
DS96TEL0200
39
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
ON-SCREEN DISPLAY (Z86129 ONLY) (Continued)
OSD Command {A3,20} {A3,61} {A3,6C} {A3,6C} {A3,20} {A3,6E} {A3,65} {A3,63} {A3,65} {A3,73} {A3,73} {A3,61} {A3,72} {A3,79} {30} {A3,70} {A3,72} {A3,65} {A3,63} {A3,61} {A3,75} {A3,74} {A3,69} {A3,6F} {A3,6E} {A3,73} {A3,20} {A3,69} {A3,6D} {A3,6D} {A3,65} {A3,64} {A3,69} {A3,61} {A3,74} {A3,65} {A3,6C} {A3,79} {A3,2E} Function *' ' *'a' *'l' *'l' *' ' *'n' *'e' *'c' *'e' *'s' *'s' *'a' *'r' *'y' * *'p' *'r' *'e' *'c' *'a' *'u' *'t' *'i' *'o' *'n' *'s' *' ' *'i' *'m' *'m' *'e' *'d' *'i' *'a' *'t' *'e' *'l' *'y' *'.'. {a6,c0}* wait for 6.4 seconds. * Create a smooth scroll to clear the screen with the following 4 row sequence. OSD Command {30} {a6,0f} {30} {a6,0f} {30} {a6,0f} {30} {a6,0f} Function *Return, first row. *wait 15 frames *Return second row. *Return third row. *Return fourth row.
* Create a new screen display OSD Command {a3,74} {a3,68} {a3,69} {a3,73} {a3,20} {a3,77} {a3,61} {a3,73} {a3,20} {a3,6f} {a3,6e} {a3,6c} {a3,79} {a3,20} {a3,61} {a3,20} {a3,74} {a3,65} {a3,73} {a3,74} {30} {a3,64} {a3,6f} Function *'t' *'h' *'i' *'s' *' ' *'w' *'a' *'s' *' ' *'o' *'n' *'l' *'y' *' ' *'a' *' ' *'t' *'e' *'s' *'t' *Return *'d' *'o'
* At this point all 4 rows are on screen. The following wait command will hold the display for a period = (12x16)/30 seconds.
40
DS96TEL0200
PRELIMINARY OSD Command {a3,6e} {a3,27} {a3,74} {a3,20} {a3,70} {a3,61} {a3,6e} {a3,69} {a3,63} {a3,2e} Function *'n' *''' *'t' *' ' *'p' *'a' *'n' *'i' *'c' *'.'
Z86129/130/131 NTSC Line 21 Decoder
Using The Graphics Character Set The following example creates an OSD screen which illustrates several features of the Z86129 including the use of the Graphics character set to generate a large font word. The particular features shown are purely for demonstration purposes and not intended to suggest a particular application. For the sake of brevity, the "text" to be displayed will be shown as a string within quotes rather than as the actual command sequences required. Single quotes, ', will signify standard characters while double quotes, ", will signify double wide characters. OSD Cmd Code {33} {A0,02} {A2,00} {A3,03} 'THIS IS A DEMONSTRATION OF OSD' {A0,03} {A2,00} {A3,08} 'The Z86129 has many features' {A0,04} {A2,00} {A3,04} 'besides displaying Captions.' {A0,06} {A2,00} {A3,07} 'Color and Underline may be used' {A0,08} {A2,00} {A3,0a} *select poprow 8 *Move cursor to 0 * PAC, Yellow chars *" DOUBLE WIDE" *select poprow 6 *Move cursor to 0 * PAC, Cyan Underlined Function *select pop mode *select poprow 2 *Move cursor to 0 * PAC, GREEN chars
1
Using the WAIT Command The WAIT command will suspend serial port communications for a period of time. The TEXTSET example above used the WAIT command in two ways. First to hold a display on screen for a period of time before taking a second action. Then it was used to create a smooth scroll by timing the wait to the scroll rate. The WAIT command can also be used to control the appearance of two OSD displays in sequence without tying up the master device for the total display time. In the following example, the POPSET mode is used to pop on two sequential menu screens with a built-in pause between the two displays. In this case the WAIT is placed just before the last FLIP command. This allows the entire command sequence to be sent to the Z86129 at once, since the RDY bit will be set by the WAIT command, thus allowing the FLIP to be input as well. The command sequence would be as follows: OSD Command {33} { .. } { .. } { .. } {36} Function *select pop mode *screen generation commands for first display
* select poprow 3 * cursor to 0 * PAC, RED char
*select poprow 4 * cursor to 0 * Blue char
{38} { .. } { .. } { .. } {A6,C0} {36}
* FLIP command. Will flip memories, popping the first menu on screen. * OENM, to ensure non-displayed memory is erased. * screen generation commands for second display
*wait 6 seconds {A0,09} {A2,00} {A3,0c} *select poprow 9 *Move cursor to 0 * PAC, Magenta chars
* FLIP cmd. Will flip memories, popping the second menu on screen.
DS96TEL0200
41
Z86129/130/131 NTSC Line 21 Decoder OSD Cmd Code Function
PRELIMINARY OSD Cmd Code {A3,20} {A3,eb} {A3,20} {A3,eb} {A3,20} {A3,eb} {A3,d7} {36} Function *"" * Graphic Cell *"" * Graphic Cell *"" *Graphic Cell * Graphic Cell * * flip * *
*'Graphics can be created like' *The next group of cmds will use Graphic Char patterns to make the two row * word HELLO. The data byte of the WRITE CHAR cmd is the address * location for the graphic cell desired as shown in Fig. 5. {A0,0b} {A2,00} {A3,06} {84,30} *select poprow 11 *Move cursor to 0 *PAC, Cyan chars * Set Graphics mode in case another user had changed it earlier. *"" *"" *"" *"" *"" * Graphic Cell *Graphic Cell *"" * Graphic Cell *"" * Graphic Cell *"" * Graphic Cell *"" * Graphic Cell * Graphic Cell *select poprow 12 *Move cursor to 0 *PAC, Cyan chars *"" *"" *"" *"" *"" * Graphic Cell * Graphic Cell *"" * Graphic Cell
Manual Row Mapping and Control
For most OSD displays the POPSET, POP ROW SEL, FLIP, TEXTSET and RETURN commands should be used to control row positioning. TEXTSET mode provides automatic row allocation from top to bottom of the screen with all rows continuously visible. Additionally, TEXTSET screens have a definable vertical window size and position and support automatic text scrolling at the bottom of the window. POPSET screens are created in off-screen memory while the previous screen is displaying. Up to 8 rows of characters can be defined. These rows can be mapped to any of 15 display rows using the POP ROW SEL command. Double high rows may also be defined with POP ROW SEL. The FLIP command is then used to "popon" up to 8 rows of characters replacing the previous screen. The off-screen rows may be mapped to the same row numbers as the on-screen rows. In some applications it may be necessary to access the display hardware at a lower level to achieve special screen effects. Examples of these special situations include the following: 1. More than 8 on-screen rows required in a "pop-on" style screen 2. Characters need to be added dynamically to an onscreen display 3. On-screen rows need to be dynamically moved, disabled or enabled The Z86129 supports manual screen mapping and display control commands to handle these special applications. These commands allow each of the 16 physical rows of character memory implemented in the device to be mapped to any of 15 display row positions.
{A5,20} {A5,20} {A5,20} {A5,20} {A3,20} {A3,eb} {A3,ea} {A3,20} {A3,fb} {A3,20} {A3,ea} {A3,20} {A3,ea} {A3,20} {A3,fa} {A3,f5} {A0,0c} {A2,00} {A3,06} {A5,20} {A5,20} {A5,20} {A5,20} {A3,20} {A3,ea} {A3,ea} {A3,20} {A3,eb} 42
DS96TEL0200
PRELIMINARY Additionally the 16 physical rows can be set for single or double height and independently enabled and disabled. Manual row mapping and control commands should only be used in the POPSET OSD mode. The procedure for manual row control is as follows: 1. Use the POPSET command to select the OSD pop-up mode. This command prepares the Z86129 for OSD input, clears the row maps and erases character memory. 2. Select a physical row (0 through 15) using the PHY ROW SEL command. 3. Use the WRITE MAP command to set the display row (1 through 15), double high bit, and enable bit of the selected physical row. The CURSOR SET, WRITE CHAR and WRITE CHARD commands are used to position the cursor and write the characters in the selected physical row. A physical row may be re-selected at any time to change its characters, row maps, double high mode or enable status. For example, it may be desirable to load several rows of characters into physical memory without enabling them. All of the rows could then be made to "pop" onto the screen all at once by setting their enable bits. The following example uses manual row mapping and control to write three rows of characters. The first row is a double high row that is enabled before the characters are sent. This allows the characters to "paint" onto the screen as they are received. The second and third row are not initially mapped or enabled when the characters are written. They are then mapped and enabled after a two second pause. A new row is then created off-screen to replace the third row. Finally, after a 2 second pause the second row is moved to a new display row, the original third row is disabled and the new third row is mapped and enabled. OSD Command Code {33} {A1,00} {A4,31} {A2,02} {A3,02}
Z86129/130/131 NTSC Line 21 Decoder Function *select POPSET mode *select physical row 0 * map it to display row 1, enable, double *cursor to 1 *green * double wide text *"The First Row " *select physical row 1 *cursor to 0 * yellow *single wide text '*These two rows are' *select prow 7 *cursor to 0 *cyan *Single wide text '*enabled after a pause' *wait 2 seconds *do the map and enable {A1,01} {A4,16} *select physical row 1 {A4,16} *map it to display row 6, enable *select prow 7 *map it to drow 7, enable *prepare a new row to replace row 7 {A1,08} {A2,00} {A3,06} *select physical row 8 *cursor to 0 *cyan *Single wide text '*moved after a pause'
1
{A1,01} {A2,00} {A3,0a}
{A1,07} {A2,00} {A3,06}
{A6,40}
{A1,07} {A4,17}
DS96TEL0200
43
Z86129/130/131 NTSC Line 21 Decoder OSD Command Code {A6,40} Function * wait 2 seconds
PRELIMINARY
{A1,01} {A4,1A} {A1,07} {A4,00} {A1,08} {A4,1B}
*make the modified display *select physical row 1 *map it to display row 10, enable, double *select prow 7 *disable it *select prow 8 *map it to row 11,enable, double
DEMONSTRATION PROGRAMS Communicating with the Z86129
Communications with the Z86129 is accomplished using its serial communications interface. Through hardware setup, this interface can be configured into either of two serial protocols, I2C or SPI. The details of hardware setup have been provided in the Serial Communications Interface section and will not be dealt with here. It is assumed that the user is familiar with the serial protocol requirements. Note: In the following descriptions means press the Enter key. An asterisk (*) signifies that everything following the asterisk in that line is a comment. IIC Command Byte > The user may enter any valid one byte command such as FBh (Reset) or 00h (NOP) and then hit the ENTER key. The screen will then display the byte entered and the SS register contents as follows: IIC Byte = 00 IIC Status = 83h The text above shows the NOP command was entered. The SS register contents, 83h, indicates that the RDY, FLD and LOCK bits are High indicating that the serial port is ready for further input, that the input video signal was in Field 1 at the time the status was read and that the part is operating in video lock mode. The IICO program is exited by entering a Control+C (^C) character. For example, entering the following single byte commands would: FBh, FC00h, 00h Reset the part. *Set the part to CC1 display mode, decoder ON. *Change to the XDS Graze display mode, 16 Second Timer ON. *Return to the CC1 display mode, decoder ON. Reset the part. 17h 23h 17h
I2C Operation
The Z86129 is configurable as an I2C slave device with the seven-bit Slave Address=14h. Zilog can provide C language programs which enable a PC to perform as the I2C master device in an application. The PC communicates with the Z86129 through its parallel port. These programs are not intended as examples of how to program the application but are only provided as a means of illustrating the serial control process and the capability of the Z86129. The three programs available are titled IICO, SCRIPTI and XDSCAP. These programs have been compiled and run satisfactorily with the Z86129 in a test board. Compiled versions are available on disk. Contact your local Zilog sales office for further information on these programs.
IICO Program
This program will send one byte to the Z86129 without checking the status of the READY bit. The program returns the contents of the Serial Status (SS) Register after the command has been entered. When the program is active the screen will display:
The commands that control most of the display capability of the Z86129 are all one byte commands which can be entered using the IICO program. These commands are tabulated below for convenience.
44
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
General Commands
Serial Cmd RESET NOP SSB Cmd Code FBh, FCh, 00h 00h FFh,...FFh,FEh
Caption and XDS display modes. The 16 Second Erase Timer has no affect on TEXT mode displays. XDS Display Command XDSG XDSF 16 SECOND ERASE TIMER XDS Display Command Code 16 Sec Tmr ON 16 Sec Tmr OFF 23h 21h 20h 27h 25h 24h
1
Caption/text Display Mode Commands
CPTX = 10h-1Fh. Caption and Text display mode commands. These commands select the desired Line 21 data stream (Closed Caption or Text) for display. See the Commands section for a complete description of the CPTX Display Mode command.
Bit CM7 0 R/W CM6 0 R/W CM5 0 R/W CM4 1 R/W CM3 CM2 CM1 CM0
Note: Changing the ON/OFF state of the 16 Second Erase Timer has no affect on the current display mode in operation.
FLD LANG CPTX DONOF R/W R/W R/W R/W
Figure 29. CPTX - Caption/Text Display (CPTX = 10h-1Fh) Caption and Text display commands are one byte commands. A data channel can be selected for display with the display either enabled (DEC ON) or disabled (DEC OFF). All these commands will turn off an active XDS display mode. The following table summarizes the device's Caption and Text display modes and the proper command code to activate them CPTX Command CC1 CC2 CC3 CC4 T1 T2 T3 T4 CPTX Command Code Decoder ON Decoder OFF 17h 15h 1Fh 1Dh 13h 11h 1Bh 19h 16h 14h 1Eh 1Ch 12h 10h 1A 18
SCRIPTI Program This program is designed to send any number of one or two byte commands to the Z86129. The list of commands to be executed are contained in Script files that have the extension.SER. Examples of such files will be presented in the following paragraphs. SCRIPTI can be used to control the display modes in the same manner as the IICO program except that the one byte command to be sent must be in a Script file. For example a file called CC1.SER would contain the one byte command: {17}* send CC1, decoder ON
The program is invoked by typing: SI File_name Note: File_name without the .SER extension The screen will display: EEG CCD2 Serial Interface Script Player Version x.xx Slave Address is 28h Script File Done The responding slave address is reported to the screen. When all the commands in the file have been successfully sent to the Z86129, the PC will return to the system prompt. The program checks the RDY status before sending each byte. If, during the entry of a command, the RDY bit is not found to be a "one" after an extended wait, the program will report the contents of the SS register and then continue checking for RDY.
XDS Display Mode and 16 Second Erase Timer Commands
XDS DISP = 20h-27h. XDS Display commands are one byte commands. These commands control the selection of XDS display modes and the state of the 16 Second Erase Timer. The 16 Second Erase Timer is active only for
DS96TEL0200
45
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
DEMONSTRATION PROGRAMS (Continued) Script Files
Script files can be generated to perform all of the setup and control functions required to use the part in an application. The script files shown below are examples of such files used to setup the Z86129 for different operating conditions. Some of the files contain only a single command while others include several commands. The user should refer to the Command and Registers section for details. Although the following examples are organized according to a particular register, some of the files contain information for several registers. Configuration Register Script Files File Name FIGM FIGVH CMD {xxh,yyh} {c0,02} {c7,00} {c0,0c} {83,12} {c2,1d} {c0,00} {c2,26} {c1,d2} {c3,ff} {c0,01} Comments * set config to mono * set INT Mask register clear * set config to ext VLK & HLK * bit set ext V pulse for pos * center h display * set config back to default state *return h display to center *change display register to C15 & T15 *change text pos register to base row 15, 15 rows *set config register to TVS=1. Changes VBI line to L22 PAL. H Position Register Script Files File Name HPOSC HPOSR HPOSL HPOSCB CMD {xxh,yyh} {c2,26} {c2,1d} {c2,29} {c2,a6} Comments * center box * move box right 2.97 s (from center) * move box left 0.99 s (from center) * center box & make Box Blue
Text Position Register Script Files File Name TPOS15 TPOS13 TPOS10 TPOS10A CMD {xxh,yyh} {c3,ff} {c3,fd} {c3,fa} {c3,ba} Comments * Text, base row 15, 15 rows * text base row 15, 13 rows * text base row 15, 10 rows * text base row 11, 10 rows
FIGN
FIGPAL
XDSCAP Program This program performs the application's task of XDS data recovery. XDS recovery must first have been enabled through the appropriate XDS Filter command. Examples of Script files for setting the XDS Filter Register are shown below. The program is invoked by typing: xdscap When the program is invoked the PC screen will show:
Display Register Script Files File Name DN DT1 DT2 DT3 DT3A DCE CMD {xxh,yyh} {c1,c0} {c1,c1} {c1,c2} {c1,c3} {c1,c3} {c3,dd} {c1,e0} Comments * set display register to default conditions * set display register to TEXT drop shadow * set display register to TEXT 15 lines per row *set display register to TEXT drop shadow, 15 lines * 15 tv lines and drop text * 13 rows of text, base row 13 * disable CAP Enhanced mode
EEG CCD2 XDS Data Recovery Test Program Version x.xx Slave Address is 28h The responding slave address is reported to the screen. Once communication is acknowledged the program will display all XDS data recovered from those packets that were enabled through the XDS Filter command. For example: {01,03}Current Program{00}{0F,7F}....etc The ASCII characters are shown as ASCII characters while the non-printing characters are displayed by their Hex value within curly braces. Byte pairs, such as Class,Type, are shown as pairs within the curly braces, separated by a comma, i.e. {01,03}.
46
DS96TEL0200
PRELIMINARY If no data is received within approximately 45 seconds, the program will time out, report "Data Not Available", and exit the program. Note: The XDSCAP program can also be exited by entering a Control C (^C) character. XDS Filter Register Script Files File Name FILA FIL0 FILCA FILC FILFA FILCH FILM FILTIME FILVCR CMD {xxh,yyh} {c5,1F} {c5,00} {c5,01} {c5,41} {c5,02} {c5,04} {c5,08} {c5,28} {c5,9e} Comments * set xds filter to all * set xds filter to none. Turns off xds recovery * set xds filter to all current class * set xds filter to current, in band class * set xds filter to all future class * set xds filter to channel class * set xds filter for misc. info * set xds filter time only * set xds filter vcr info
Z86129/130/131 NTSC Line 21 Decoder
SPI Operation The serial port of the Z86129 may be configured to operate as an I2C or SPI interface. The Z86129 always acts as the slave device with the master generating the required clock and input data signals. Two C language programs available from Zilog enable a PC to perform as the I2C or SPI master device of an application. The PC communicates with the Z86129 through it's parallel port. These programs are not intended as examples of how to program the application but are only provided as a means of illustrating the serial control process. The two programs available, SEROUT and SCRIPT are the SPI equivalent to the I2C programs IICO and SCRIPTI, respectively. These programs have been compiled and run satisfactorily with the Z86129 in a test board. Compiled versions are available on disk. SEROUT Program This program will send one byte to the Z86129 without checking the status of the READY bit. The program returns the contents of the Serial Status (SS) Register after the command has been entered. When the program is active the screen will display: SPI Command Byte The user may enter any valid one byte command such as 00h (NOP) and then hit the ENTER key. The screen will then display the byte entered and the SS register contents as follows: SPI Byte = 00 SPI Return Val = 83h The illustration above shows the NOP command was entered. The SS register contents, 83h, indicates that the RDY, FLD and LOCK bits are "ones" indicating that the serial port is ready for further input, that the input video signal was in Field 1 at the time the status was read and that the part is operating in video lock mode. When this program is used, a modified version of the RESET can only be used. It is entered as two, one-byte commands; FBh and 00h. The SEROUT program is exited by entering a Control C (^C) character.
1
Using Interrupts
Interrupts involve the use of the Line 21 Activity Register, the Interrupt Request Register and the Interrupt Mask Register. The Z86129 must be configured for VLK internal so that the VINTRO signal, Pin 13 is an output providing the interrupt output signal. The interrupt status can be polled through bit D3 of the Serial Status (SS) Register if the interrupt signal cannot be used. Interrupts are disabled when the Interrupt Mask Register has been set to all zeros. Conversely, interrupts are enabled by setting one or more of the active bits to a one. When enabled, the INTRO signal will become a one when the enabled mask event(s) becomes active. If more than one event has been activated, the Interrupt Request Register must be queried to determine which event has occurred. The DLE and EOF interrupts will be cleared at the end of the field in which they occurred. Interrupt Mask Register Script Files File Name INTRD INTRLK INTRX INTRC CMD {xxh,yyh} {c7,02} {c7,08} {c7,20} {c7,12} Comments * set DLE active *set dLOK active *set dXDS active * set DLE & dC/T active
DS96TEL0200
47
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
DEMONSTRATION PROGRAMS (Continued)
Script Program This program is designed to send any number of one or two-byte commands to the Z86129. The list of commands to be executed are contained in Script files that have the extension .SER. The Script files used with the I2C version, SCRIPTI, can be used with this program. The program is invoked by typing: SI File_name Note: File_name without the .SER extension The screen will display: EEG CCD2 Serial Interface Script Player Version x.xx Script File Done When all the commands in the file have been successfully sent to the Z86129, the PC will return to the system prompt. The program checks the RDY status before sending each byte. If, during the entry of a command, the RDY bit is not found to be a "one", the program will report the contents of the SS register and then continue checking for RDY.
48
DS96TEL0200
PRELIMINARY
Z86129/130/131 NTSC Line 21 Decoder
PACKAGING INFORMATION
1
Figure 30. 18-Lead DIP Package Diagram
Figure 31. 18-Lead SOIC Package Diagram
DS96TEL0200
49
Z86129/130/131 NTSC Line 21 Decoder
PRELIMINARY
ORDERING INFORMATION
Z86129 (12 MHz ) 18-Pin DIP 18-Pin SOIC Z8612912PSC Z8613012PSC Z8613112PSC Z8612912SSC Z8613012SSC Z8613112SSC
For fast results, contact your local Zilog sales office for assistance in ordering the part desired.
CODES Package
P = Plastic DIP S = Plastic SOIC
Temperature
S = 0C to + 70C
Speed
12 = 12 MHz
Environmental
C = Plastic Standard
Example:
Z 86129 12 P S C is a Z86129, 12 MHz, DIP, 0 to +70C, Plastic Standard Flow Environmental Flow Temperature Package Speed Product Number Zilog Prefix
50
DS96TEL0200

▲Up To Search▲

Price & Availability of Z86129

	To Download Z86129 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .